


# PowerMOS transistors

## Avalanche energy rated

**PHP3N50E, PHB3N50E**
**FEATURES**

- Repetitive Avalanche Rated
- Fast switching
- Stable off-state characteristics
- High thermal cycling performance
- Low thermal resistance

**SYMBOL****QUICK REFERENCE DATA** $V_{DSS} = 500 \text{ V}$  $I_D = 3.4 \text{ A}$  $R_{DS(ON)} \leq 3 \Omega$ **GENERAL DESCRIPTION**



N-channel, enhancement mode field-effect power transistor, intended for use in off-line switched mode power supplies, T.V. and computer monitor power supplies, d.c. to d.c. converters, motor control circuits and general purpose switching applications.

The PHP3N50E is supplied in the SOT78 (TO220AB) conventional leaded package.

The PHB3N50E is supplied in the SOT404 surface mounting package.

**PINNING**

PIN	DESCRIPTION
1	gate
2	drain <sup>1</sup>
3	source
tab	drain

**SOT78 (TO220AB)****SOT404****LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	Drain-source voltage	$T_J = 25^\circ\text{C}$ to $150^\circ\text{C}$	-	500	V
$V_{DGR}$	Drain-gate voltage	$T_J = 25^\circ\text{C}$ to $150^\circ\text{C}$ ; $R_{GS} = 20 \text{ k}\Omega$	-	500	V
$V_{GS}$	Gate-source voltage		-	$\pm 30$	V
$I_D$	Continuous drain current	$T_{mb} = 25^\circ\text{C}$ ; $V_{GS} = 10 \text{ V}$	-	3.4	A
$I_{DM}$	Pulsed drain current	$T_{mb} = 100^\circ\text{C}$ ; $V_{GS} = 10 \text{ V}$	-	2.2	A
$P_D$	Total dissipation	$T_{mb} = 25^\circ\text{C}$	-	14	A
$T_J, T_{stg}$	Operating junction and storage temperature range	$T_{mb} = 25^\circ\text{C}$	- 55	150	°C
				83	W

<sup>1</sup> It is not possible to make connection to pin 2 of the SOT404 package.

# PowerMOS transistors

## Avalanche energy rated

PHP3N50E, PHB3N50E

**AVALANCHE ENERGY LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$E_{AS}$	Non-repetitive avalanche energy	Unclamped inductive load, $I_D = 2.5 \text{ A}$ ; $V_{DD} \leq 50 \text{ V}$ ; starting $T_j = 25^\circ\text{C}$ ; $R_{GS} = 50 \Omega$ ; $V_{GS} = 10 \text{ V}$	-	210	mJ
$E_{AR}$ $I_{AS}, I_{AR}$	Repetitive avalanche energy <sup>2</sup> Repetitive and non-repetitive avalanche current		-	5 2.5	mJ A

**THERMAL RESISTANCES**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th(j-mb)}$	Thermal resistance junction to mounting base		-	-	1.5	K/W
$R_{th(j-a)}$	Thermal resistance junction to ambient	SOT78 package, in free air SOT404 package, pcb mounted, minimum footprint	-	60 50	-	K/W K/W





**ELECTRICAL CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}$ ; $I_D = 0.25 \text{ mA}$	500	-	-	V
$\Delta V_{(BR)DSS} / \Delta T_j$	Drain-source breakdown voltage temperature coefficient	$V_{DS} = V_{GS}$ ; $I_D = 0.25 \text{ mA}$	-	0.1	-	%/K
$R_{DS(on)}$	Drain-source on resistance	$V_{GS} = 10 \text{ V}$ ; $I_D = 1.7 \text{ A}$	-	2.5	3	$\Omega$
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = 0.25 \text{ mA}$	2.0	3.0	4.0	V
$g_{fs}$	Forward transconductance	$V_{DS} = 30 \text{ V}$ ; $I_D = 1.7 \text{ A}$	1	2	-	S
$I_{DSS}$	Drain-source leakage current	$V_{DS} = 500 \text{ V}$ ; $V_{GS} = 0 \text{ V}$	-	1	25	$\mu\text{A}$
$I_{GSS}$	Gate-source leakage current	$V_{DS} = 400 \text{ V}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 125^\circ\text{C}$	-	30	250	$\mu\text{A}$
$V_{GS} = \pm 30 \text{ V}$ ; $V_{DS} = 0 \text{ V}$			-	10	200	$\text{nA}$
$Q_{g(tot)}$	Total gate charge	$I_D = 3.4 \text{ A}$ ; $V_{DD} = 400 \text{ V}$ ; $V_{GS} = 10 \text{ V}$	-	26	30	nC
$Q_{gs}$	Gate-source charge		-	2	3	nC
$Q_{gd}$	Gate-drain (Miller) charge		-	13	17	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 250 \text{ V}$ ; $R_D = 68 \Omega$	-	10	-	ns
$t_r$	Turn-on rise time	$R_G = 18 \Omega$	-	29	-	ns
$t_{d(off)}$	Turn-off delay time		-	66	-	ns
$t_f$	Turn-off fall time		-	32	-	ns
$L_d$	Internal drain inductance	Measured from tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead to centre of die (SOT78 package only)	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead to source bond pad	-	7.5	-	nH
$C_{iss}$	Input capacitance	$V_{GS} = 0 \text{ V}$ ; $V_{DS} = 25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	310	-	pF
$C_{oss}$	Output capacitance		-	50	-	pF
$C_{rss}$	Feedback capacitance		-	28	-	pF

2 pulse width and repetition rate limited by  $T_j$ , max.







**PowerMOS transistors**  
**Avalanche energy rated**
**PHP3N50E, PHB3N50E**
**SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS**
 $T_j = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_S$	Continuous source current (body diode)	$T_{mb} = 25^\circ\text{C}$	-	-	3.4	A
$I_{SM}$	Pulsed source current (body diode)	$T_{mb} = 25^\circ\text{C}$	-	-	14	A
$V_{SD}$	Diode forward voltage	$I_S = 3.4 \text{ A}; V_{GS} = 0 \text{ V}$	-	-	1.2	V
$t_{rr}$ $Q_{rr}$	Reverse recovery time Reverse recovery charge	$I_S = 3.4 \text{ A}; V_{GS} = 0 \text{ V}; dI/dt = 100 \text{ A}/\mu\text{s}$	-	370 2.7	-	ns $\mu\text{C}$



# PowerMOS transistors

## Avalanche energy rated

**PHP3N50E, PHB3N50E**


# PowerMOS transistors

## Avalanche energy rated


**PHP3N50E, PHB3N50E**


Fig.11. Sub-threshold drain current.  
 $I_D = f(V_{GS})$ ; conditions:  $T_J = 25^\circ\text{C}$ ;  $V_{DS} = V_{GS}$




Fig.14. Typical switching times.  
 $t_{d(on)}, t_r, t_f, t_{d(off)}, t_i = f(R_G)$




Fig.12. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{GS} = 0 \text{ V}$ ;  $f = 1 \text{ MHz}$




Fig.15. Normalised drain-source breakdown voltage.  
 $V_{(BR)DSS} / V_{(BR)DSS \ 25^\circ\text{C}} = f(T_J)$




Fig.13. Typical turn-on gate-charge characteristics.  
 $V_{GS} = f(Q_g)$ ; parameter  $V_{DS}$




Fig.16. Source-Drain diode characteristic.  
 $I_F = f(V_{SDS})$ ; parameter  $T_J$

**PowerMOS transistors  
Avalanche energy rated**

**PHP3N50E, PHB3N50E**




Fig. 17. Normalised non-repetitive avalanche energy rating.  
 $E_{AS}\% = f(T_{mb})$




Fig. 18. Unclamped inductive test circuit.

$$E_{AS} = 0.5 \cdot L I_D^2 \cdot \frac{V_{(BR)DSS}}{(V_{(BR)DSS} - V_{DD})}$$