

PowerMOS transistor

PHP10N10E

GENERAL DESCRIPTION

N-channel enhancement mode field-effect power transistor in a plastic envelope. The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	100	V
I_D	Drain current (DC)	11	A
P_{tot}	Total power dissipation	60	W
T_j	Junction temperature	175	°C
$R_{DS(ON)}$	Drain-source on-state resistance	0.25	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	-	100	V
V_{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	100	V
$\pm V_{GS}$	Gate-source voltage	-	-	30	V
I_D	Drain current (DC)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	11	A
I_D	Drain current (DC)	$T_{mb} = 100 \text{ }^\circ\text{C}$	-	7.7	A
I_{DM}	Drain current (pulse peak value)	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	44	A
P_{tot}	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	60	W
T_{sg}	Storage temperature	$T_{mb} = 25 \text{ }^\circ\text{C}$	-55	175	°C
T_j	Junction Temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance junction to mounting base		-	-	2.5	K/W
$R_{th,j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

PowerMOS transistor

PHP10N10E

STATIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	100	-	-	V
$V_{GS(\text{TO})}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 1 \text{ mA}$	2.1	3.0	4.0	V
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25^\circ\text{C}$	-	1	10	μA
I_{DSS}	Zero gate voltage drain current	$V_{DS} = 100 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 125^\circ\text{C}$	-	0.1	1.0	mA
I_{GSS}	Gate source leakage current	$V_{GS} = \pm 30 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$R_{\text{DS(ON)}}$	Drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 5.5 \text{ A}$	-	0.22	0.25	Ω

DYNAMIC CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g_{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 5.5 \text{ A}$	3	4.2	-	S
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	400	500	pF
C_{oss}	Output capacitance		-	90	120	pF
C_{rss}	Feedback capacitance		-	35	50	pF
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 3 \text{ A}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega; R_{gen} = 50 \Omega$	-	9	14	ns
t_r	Turn-on rise time		-	25	40	ns
$t_{d(off)}$	Turn-off delay time		-	30	45	ns
t_f	Turn-off fall time		-	20	40	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{DR}	Continuous reverse drain current	-	-	-	11	A
I_{DRM}	Pulsed reverse drain current	-	-	-	44	A
V_{SD}	Diode forward voltage	$I_F = 11 \text{ A}; V_{GS} = 0 \text{ V}$	-	1.2	1.5	V
t_{rr}	Reverse recovery time	$I_F = 11 \text{ A}; -dI_F/dt = 100 \text{ A}/\mu\text{s}; V_{GS} = 0 \text{ V}; V_R = 30 \text{ V}$	-	90	-	ns
Q_{rr}	Reverse recovery charge		-	0.35	-	μC

AVALANCHE LIMITING VALUE $T_{mb} = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W_{DSS}	Drain-source non-repetitive unclamped inductive turn-off energy	$I_D = 11 \text{ A}; V_{DD} \leq 50 \text{ V}; V_{GS} = 10 \text{ V}; R_{GS} = 50 \Omega$	-	-	35	mJ

PowerMOS transistor

PHP10N10E




Fig. 1. Normalised power dissipation.
 $PD\% = 100 \cdot P_D / P_{D,25} \cdot {}^{\circ}\text{C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.
 $Z_{th,j-mb} = f(t); \text{parameter } D = t_p/T$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D,25} \cdot {}^{\circ}\text{C} = f(T_{mb}); \text{conditions: } V_{GS} \geq 10 \text{ V}$




Fig. 5. Typical output characteristics, $T_j = 25 \text{ } {}^{\circ}\text{C}$.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig. 3. Safe operating area, $T_{mb} = 25 \text{ } {}^{\circ}\text{C}$
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse; parameter } t_p$










Fig. 6. Typical on-state resistance, $T_j = 25 \text{ } {}^{\circ}\text{C}$.
 $R_{DS(ON)} = f(I_D); \text{parameter } V_{GS}$

PowerMOS transistor

PHP10N10E



PowerMOS transistor

PHP10N10E




Fig. 13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_G)$; conditions: $I_D = 11 \text{ A}$; parameter V_{DS}




Fig. 15. Normalised avalanche energy rating.
 $W_{DSS}\% = f(T_{mb})$; conditions: $I_D = 11 \text{ A}$




Fig. 14. Typical reverse diode current.
 $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0 \text{ V}$; parameter T_j




Fig. 16. Avalanche energy test circuit.
 $W_{DSS} = 0.5 \cdot L I_D^2 \cdot BV_{DSS} / (BV_{DSS} - V_{DD})$