

## 3.5A, 30V, Avalanche Rated, Dual N-Channel LittleFET™ Enhancement Mode Power MOSFET

January 1997

#### **Features**

- 3.5A, 30V
- $r_{DS(ON)} = 0.060\Omega$
- Temperature Compensating PSPICE Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve

### Ordering Information

PART NUMBER	PACKAGE	BRAND
RF1K49086	MS-012AA	RF1K49086


NOTE: When ordering, use the entire part number. For ordering in tape and reel, add the suffix 96 to the part number, i.e. RF1K4908696.

#### Description

The RF1K49086 Dual N-Channel power MOSFET is manufactured using an advanced MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. It is designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and low voltage bus switches. This device can be operated directly from integrated circuits.


Formerly developmental type TA49086.

### Symbol



#### **Packaging**

#### JEDEC MS-012AA



LittleFET™ is a trademark of Harris Corporation

#### **Absolute Maximum Ratings** T<sub>A</sub> = 25°C Unless Otherwise Specified RF1K49086 UNITS $\begin{array}{lll} \text{Drain to Source Voltage} & & \text{V}_{\text{DSS}} \\ \text{Drain to Gate Voltage} & & \text{V}_{\text{DGR}} \\ \text{Gate to Source Voltage} & & \text{V}_{\text{GS}} \end{array}$ 30 30 ٧ ±20 V **Drain Current** Continuous (Pulse Width = 5s)......I<sub>D</sub> 3.5 Refer to Peak Current Curve Pulsed.....I<sub>DM</sub> Refer to UIS Curve **Power Dissipation** $T_A = 25^{\circ}C \dots$ Derate Above 25°C. Operating and Storage Temperature T<sub>STG</sub>, T<sub>J</sub> Soldering Temperature of Leads for 10s T<sub>L</sub> W/oC 0.016 -55 to 150 οС οС 260

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### **Electrical Specifications** T<sub>A</sub> = 25°C, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	$I_D = 250 \mu A, V_{GS} = 0 V$		30	-	-	٧
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$		1	-	3	٧
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V	$T_A = 25^{\circ}C$	-	-	1	μΑ
			T <sub>A</sub> = 150 <sup>o</sup> C	-	-	50	μΑ
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	100	nA
On Resistance	r <sub>DS(ON)</sub>	I <sub>D</sub> = 3.5A	V <sub>GS</sub> = 10V	-	-	0.060	Ω
			V <sub>GS</sub> = 4.5V	-	-	0.132	Ω
Turn-On Time	t <sub>ON</sub>	$V_{DD}$ = 15V, $I_{D}$ = 3.5A, $R_{L}$ = 4.29 $\Omega$ , $V_{GS}$ = 10V, $R_{GS}$ = 25 $\Omega$		-	-	50	ns
Turn-On Delay Time	t <sub>d(ON)</sub>			-	10	-	ns
Rise Time	t <sub>r</sub>	1	-	30	-	ns	
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	60	-	ns	
Fall Time	t <sub>f</sub>	1	-	45	-	ns	
Turn-Off Time	t <sub>OFF</sub>			-	-	130	ns
Total Gate Charge	Q <sub>g(TOT)</sub>	V <sub>GS</sub> = 0V to 20V	V <sub>DD</sub> = 24V,	-	35	45	nC
Gate Charge at 10V	Q <sub>g(10)</sub>	V <sub>GS</sub> = 0V to 10V	$I_D = 3.5A,$ $R_L = 6.86\Omega$	-	13	17	nC
Threshold Gate Charge	Q <sub>g(TH)</sub>	$V_{GS} = 0V \text{ to } 2V$	$V_{GS} = 0V \text{ to } 2V$		2.3	2.9	nC
Input Capacitance	C <sub>ISS</sub>	$V_{DS} = 25V$ , $V_{GS} = 0V$ , $f = 1MHz$		-	575	-	pF
Output Capacitance	C <sub>OSS</sub>			-	275	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	100	-	pF	
Thermal Resistance Junction-to-Ambient	$R_{ heta JA}$	Pulse Width = 1s Device mounted on FR-4 material		-	-	62.5	°C/W

#### **Source to Drain Diode Ratings and Specifications**

PARAMETERS	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	$V_{SD}$	I <sub>SD</sub> = 3.5A	-	-	1.25	V
Reverse Recovery Time	t <sub>rr</sub>	$I_{SD} = 3.5A$ , $dI_{SD}/dt = 100A/\mu s$	-	-	45	ns




FIGURE 5. PEAK CURRENT CAPABILITY NOTE: Refer to Harris Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

10<sup>1</sup>

1 └─ 0.1

10<sup>0</sup>

10<sup>-5</sup>


10<sup>-4</sup>

t, PULSE WIDTH (s)

STARTING T<sub>J</sub> = 150°C

t<sub>AV</sub>, TIME IN AVALANCHE (ms)

100



**VOLTAGE vs JUNCTION TEMPERATURE** 

**JUNCTION TEMPERATURE** 

#### Typical Performance Curves (Continued)





FIGURE 13. CAPACITANCE vs VOLTAGE



NOTE: Refer to Harris Application Notes AN7254 and AN7260.

FIGURE 14. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

#### Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. RESISTIVE SWITCHING TEST CIRCUIT





FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

#### Soldering Precautions

The soldering process creates a considerable thermal stress on any semiconductor component. The melting temperature of solder is higher than the maximum rated temperature of the device. The amount of time the device is heated to a high temperature should be minimized to assure device reliability. Therefore, the following precautions should always be observed in order to minimize the thermal stress to which the devices are subjected.

- 1. Always preheat the device.
- The delta temperature between the preheat and soldering should always be less than 100°C. Failure to preheat the device can result in excessive thermal stress which can damage the device.
- 3. The maximum temperature gradient should be less than 5°C per second when changing from preheating to soldering.

- The peak temperature in the soldering process should be at least 30°C higher than the melting point of the solder chosen.
- The maximum soldering temperature and time must not exceed 260°C for 10 seconds on the leads and case of the device.
- After soldering is complete, the device should be allowed to cool naturally for at least three minutes, as forced cooling will increase the temperature gradient and may result in latent failure due to mechanical stress.
- During cooling, mechanical stress or shock should be avoided.



NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991.



### This datasheet has been downloaded from:

www.EEworld.com.cn

Free Download
Daily Updated Database
100% Free Datasheet Search Site
100% Free IC Replacement Search Site
Convenient Electronic Dictionary
Fast Search System

www.EEworld.com.cn