




**N - CHANNEL ENHANCEMENT MODE  
POWER MOS TRANSISTOR**


TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STP5N80XI	800 V	2.4 Ω	2.6 A

- AVALANCHE RUGGEDNESS TECHNOLOGY
- 100% AVALANCHE TESTED
- REPETITIVE AVALANCHE DATA AT 100°C
- LOW INPUT CAPACITANCE
- LOW GATE CHARGE
- LOW LEAKAGE CURRENT SPECIFIED AT MAXIMUM VOLTAGE
- "DIPS" EDGE TERMINATION TO SUSTAIN HIGH VOLTAGE
- APPLICATION ORIENTED CHARACTERIZATION
- ISOLATED PACKAGE UL COMPLIANT, ISOLATION TO 4000V DC



**APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- CONSUMER AND INDUSTRIAL LIGHTING
- DC-AC INVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLY (UPS)



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	800	V
V <sub>DGR</sub>	Drain- gate Voltage (R <sub>GS</sub> = 20 kΩ)	800	V
V <sub>GS</sub>	Gate-source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 25 °C	2.6	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>c</sub> = 100 °C	1.7	A
I <sub>DM</sub> (*)	Drain Current (pulsed)	10.4	A
P <sub>tot</sub>	Total Dissipation at T <sub>c</sub> = 25 °C	35	W
	Derating Factor	0.28	W/°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
T <sub>j</sub>	Max. Operating Junction Temperature	150	°C

(\*) Pulse width limited by safe operating area

## THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max	3.57	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	60	$^{\circ}\text{C}/\text{W}$
$R_{thj-amb}$	Thermal Resistance Case-sink	Typ	0.5	$^{\circ}\text{C}/\text{W}$
$T_j$	Maximum Lead Temperature For Soldering Purpose		300	$^{\circ}\text{C}$

## AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
$I_{AR}$	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max, $\delta < 1\%$ )	5	A
$E_{AS}$	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}\text{C}$ , $I_D = I_{AR}$ , $V_{DD} = 50\text{ V}$ )	270	mJ
$E_{AR}$	Repetitive Avalanche Energy (pulse width limited by $T_j$ max, $\delta < 1\%$ )	13	mJ
$I_{AR}$	Avalanche Current, Repetitive or Not-Repetitive ( $T_c = 100^{\circ}\text{C}$ , pulse width limited by $T_j$ max, $\delta < 1\%$ )	3	A

ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^{\circ}\text{C}$  unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250\ \mu\text{A}$ $V_{GS} = 0$	800			V
$I_{DSS}$	Zero Gate Voltage Drain Current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating} \times 0.8$ $T_c = 125^{\circ}\text{C}$			250 1000	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate-body Leakage Current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{ V}$			$\pm 100$	nA

ON (\*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250\ \mu\text{A}$	2		4	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$ $V_{GS} = 10\text{ V}$ $I_D = 2.5\text{ A}$ $T_c = 100^{\circ}\text{C}$			2.4 4.8	$\Omega$ $\Omega$
$I_{D(on)}$	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10\text{ V}$	2.6			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs}$ (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 2.5\text{ A}$	2			S
$C_{iss}$	Input Capacitance	$V_{DS} = 25\text{ V}$ $f = 1\text{ MHz}$ $V_{GS} = 0$			1400	pF
$C_{oss}$	Output Capacitance				200	pF
$C_{riss}$	Reverse Transfer Capacitance				85	pF

**ELECTRICAL CHARACTERISTICS** (continued)

**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Time	$V_{DD} = 400\text{ V}$ $I_D = 2.5\text{ A}$		50	65	ns
$t_r$	Rise Time	$R_G = 50\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 3)		85	105	ns
$(di/dt)_{on}$	Turn-on Current Slope	$V_{DD} = 640\text{ V}$ $I_D = 5.5\text{ A}$ $R_G = 15\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		200		A/ $\mu$ s
$Q_g$	Total Gate Charge	$V_{DD} = 500\text{ V}$ $I_D = 6\text{ A}$ $V_{GS} = 10\text{ V}$		75	95	nC

**SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 640\text{ V}$ $I_D = 5.5\text{ A}$		120	150	ns
$t_f$	Fall Time	$R_G = 50\ \Omega$ $V_{GS} = 10\text{ V}$		30	40	ns
$t_c$	Cross-over Time	(see test circuit, figure 5)		160	200	ns


**SOURCE DRAIN DIODE**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				2.6	A
$I_{SDM}(\bullet)$	Source-drain Current (pulsed)				10.4	A
$V_{SD}(\ast)$	Forward On Voltage	$I_{SD} = 2.6\text{ A}$ $V_{GS} = 0$			2	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 2.6\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 80\text{ V}$ $T_J = 150\text{ }^\circ\text{C}$ (see test circuit, figure 5)		700		ns
$Q_{rr}$	Reverse Recovery Charge			7.7		$\mu\text{C}$
$I_{RRM}$	Reverse Recovery Current			22		A


( $\ast$ ) Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %

( $\bullet$ ) Pulse width limited by safe operating area


**Safe Operating Area**




**Thermal Impedance**




Derating Curve




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Turn-on Current Slope




Turn-off Drain-source Voltage Slope




Cross-over Time



Switching Safe Operating Area



Accidental Overload Area



Source-drain Diode Forward Characteristics







Fig. 1: Unclamped Inductive Load Test Circuits


Fig. 2: Unclamped Inductive Waveforms



**Fig. 3: Switching Times Test Circuits For Resistive Load**



**Fig. 4: Gate Charge Test Circuit**



**Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times**

