

M-MOS Semiconductor Hong Kong Limited

20V N-Channel Enhancement-Mode MOSFET

V_{DS}= 20V

 $R_{DS(ON)}$, V_{gs} @2.5V, I_{ds} @4.0A = 38m Ω


 $R_{DS(ON)},\,V_{gs}@4.0V,\,I_{ds}@5.0A=30m\,\Omega$

 $R_{DS(ON)}$, V_{gs} @4.5V, I_{ds} @5.0A = 28m Ω

Features

Advanced trench process technology High Density Cell Design For Ultra Low On-Resistance High Power and Current handing capability Ideal for Li ion battery pack applications

Internal Schematic Diagram



Top View

N-Channel MOSFET

Maximum Ratings and Thermal Characteristics (T_A = 25°C unless otherwise noted)

maximum realings and mornial characteristics (TA = 20 0 amost chief messa)									
Parameter	Symbol	Limit	Unit						
Drain-Source Voltage	V _{DS}	20	V						
Gate-Source Voltage	V_{GS}	± 12	7 V						
Continuous Drain Current 1)		I _D	5	Α					
Pulsed Drain Current 2)		I _{DM}	I _{DM} 20						
Maximum Power Dissipation	TA = 25°C	В	2	W					
	TA = 75°C	- P _D	1.28						
Operating Junction and Storage Temperature Range		T_J,T_stg	-55 to 150	°C					
Junction-to-Ambient Thermal Resistance (PCB mounted) 3)		$R_{ hetaJA}$	70	°C/W					

Note: 1. Fused current that based on wire numbers and diameter

2. Repetitive Rating: Pulse width limited by the maximum junction temperature

3. 1-in² 2oz Cu PCB board

V 1.4



Package Data Sheet


N-Channel Enhancement-Mode MOSFET

ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_D = 250uA$	20			V
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 2.5V, I_D = 4.0A$		29.0	38.0	mΩ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4.0V, I_D = 5.0A$		20.0	30.0	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4.5V, I_D = 5.0A$		19.0	28.0	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250uA$	0.6	0.75	1.0	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 16V, V _{GS} = 0V			1	uA
Gate Body Leakage	I _{GSS}	$V_{GS} = \pm 12V, V_{DS} = 0V$			±100	nA
Dynamic ³⁾						
Total Gate Charge	Q_g			4.81		nC
Gate-Source Charge	Q_{gs}	$V_{DS} = 10V, I_{D} = 6A$ $V_{GS} = 4.5V$		1.55		
Gate-Drain Charge	Q_{gd}			1.19		
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 10V, RL = 10\Omega$ $R_{G} = 6\Omega$ $I_{D} = 1A, V_{GS} = 4.5V$		8.18		- ns
Turn-On Rise Time	t _r			13.36		
Turn-Off Delay Time	$t_{d(off)}$			31.57		
Turn-Off Fall Time	t _f			6.06		
Input Capacitance	C _{iss}	$V_{DS} = 8V, V_{GS} = 0V$ f = 200kHz		515.65		pF
Output Capacitance	C _{oss}			86.85		
Reverse Transfer Capacitance	C _{rss}			76.60		
Source-Drain Diode	•					
Max. Diode Forward Current	I _S				1.7	Α
Diode Forward Voltage	V_{SD}	I _S = 1.7A, V _{GS} = 0V		0.74	1.2	V

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

3. Guaranteed by design; not subject to production testing



V 1.4



Notice

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.4