MMN3220

1

Package Data Sheet



M-MOS Semiconductor Hong Kong Limited


20V N-Channel Enhancement-Mode MOSFET

V_{DS}= 20V

$$\begin{split} & \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}, \, \mathsf{V}_{\mathsf{gs}}@4.5\mathsf{V}, \, \mathsf{I}_{\mathsf{ds}}@5.0\mathsf{A} = 32m\,\Omega \\ & \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}, \, \mathsf{V}_{\mathsf{gs}}@2.5\mathsf{V}, \, \mathsf{I}_{\mathsf{ds}}@4.5\mathsf{A} = 40m\,\Omega \\ & \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}, \, \mathsf{V}_{\mathsf{gs}}@1.8\mathsf{V}, \, \mathsf{I}_{\mathsf{ds}}@4.0\mathsf{A} = 55m\,\Omega \end{split}$$


Features

Advanced trench process technology High Density Cell Design For Ultra Low On-Resistance



Top View

Internal Schematic Diagram



N-Channel MOSFET

Maximum Ratings and Thermal Characteristics ($T_A = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V _{DS}	20	V		
Gate-Source Voltage	V _{GS}	± 8			
Continuous Drain Current		Ι _D	4.9	•	
Pulsed Drain Current ¹⁾		I _{DM}	15	A	
Maximum Power Dissipation	$TA = 25^{\circ}C$	D	0.75	w	
	TA = 75°C	P _D	0.48		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	
Junction-to-Ambient Thermal Resistance (PCB mounted) ²⁾		R _{θJA}	140	°C/W	

Note: 1. Repetitive Rating: Pulse width limited by the maximum junction temperature 2. 1-in² 20z Cu PCB board

MMN3220



Package Data Sheet


N-Channel Enhancement-Mode MOSFET


ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	$V_{GS} = 0V, I_{D} = 250uA$	20			V
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4.5V, I_{D} = 5.0A$		24	32	mΩ
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 2.5V, I_{D} = 4.5A$		29	40	
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 1.8V, I_D = 4.0A$		38	55	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \text{uA}$	0.4	0.63	1	V
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 20V, V_{GS} = 0V$			1	uA
Gate Body Leakage	I _{GSS}	$V_{GS} = \pm 8V, V_{DS} = 0V$			± 100	nA
Dynamic ³⁾						
Total Gate Charge	Qg	V _{DS} = 10V, I _D = 5.0A V _{GS} = 10V		5.6		nC
Gate-Source Charge	Q _{gs}			1.1		
Gate-Drain Charge	Q_{gd}			1.1		
Turn-On Delay Time	t _{d(on)}	$V_{DD} = 10V,$ $I_D = 1A, V_{GEN} = 4.5V$ $R_G = 6\Omega$		11.33		- ns
Turn-On Rise Time	t _r			13.86		
Turn-Off Delay Time	t _{d(off)}			58.89		
Turn-Off Fall Time	t _f			11.97		
Input Capacitance	C _{iss}	V _{DS} = 8V, V _{GS} = 0V f = 200KHz		649.0		pF
Output Capacitance	C _{oss}			59.9		
Reverse Transfer Capacitance	C _{rss}			55.3		
Source-Drain Diode			·			
Max. Diode Forward Current	ا _s				1.7	А
Diode Forward Voltage	V _{SD}	$I_{\rm S} = 1.7 {\rm A}, {\rm V}_{\rm GS} = 0 {\rm V}$			1.2	V

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

3. Guaranteed by design; not subject to production testing





V 1.4

2



Notice

1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.