



# M-MOS Semiconductor Hong Kong Limited

### 25V N-Channel Enhancement-Mode MOSFET

**V**<sub>DS</sub>= 25V


 $R_{DS(ON)}$ ,  $V_{gs}@10V$ ,  $I_{ds}@25A = 8.5m\Omega$ 

 $R_{DS(ON)}$ ,  $V_{gs}$ @4.5V,  $I_{ds}$ @25A = 13m  $\Omega$ 

### **Features**


Advanced trench process technology High Density Cell Design For Ultra Low On-Resistance Fully Characterized Avalanche Voltage and Current





**Top View** 

#### **Internal Schematic Diagram**



**N-Channel MOSFET** 

## Maximum Ratings and Thermal Characteristics ( $T_A = 25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Limit	Unit		
Drain-Source Voltage		$V_{DS}$	25	V	
Gate-Source Voltage	$V_{GS}$	± 20			
Continuous Drain Current		I <sub>D</sub>	45	А	
Pulsed Drain Current 1)		I <sub>DM</sub>	120		
Maximum Power Dissipation	TA = 25°C	P <sub>D</sub>	56	W	
	$TA = 75^{\circ}C$	- FD	23	VV	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C	
Avalanche Energy with Single Pulse Id=26A, Vds=20V, Vdd=25V, L=0.5mH		EAS	150	mJ	
Junction-to-Case Thermal Resistance	$R_{ heta JC}$	2.7	°C/W		
Junction-to-Ambient Thermal Resistance	$R_{ heta JA}$	50			

Note: 1. Repetitive Rating: Pulse width limited by the maximum junction temperature

2. 1-in<sup>2</sup> 2oz Cu PCB board

V 1.2



### **Data Sheet**


## **N-Channel Enhancement-Mode MOSFET**

#### **ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Static						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	$V_{GS} = 0V, I_{D} = 250uA$	25			V
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 25A		5.7	8.5	mΩ
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5V, I_{D} = 25A$		9.6	13.0	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250uA$	1.3	1.6	3	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 25V, V_{GS} = 0V$			1	uA
Gate Body Leakage	I <sub>GSS</sub>	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA
Dynamic <sup>3)</sup>						
Total Gate Charge	$Q_g$	$V_{DS} = 15V, I_{D} = 20A$ $V_{GS} = 5V$		16.12		nC
Gate-Source Charge	$Q_gs$			4.34		
Gate-Drain Charge	$Q_{gd}$			6.77		
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 15V$ , $R_L = 6\Omega$ $I_D = 1A$ , $V_{GEN} = 10V$ $R_G = 6\Omega$		16.68		ns
Turn-On Rise Time	t <sub>r</sub>			7.56		
Turn-Off Delay Time	t <sub>d(off)</sub>			42.64		
Turn-Off Fall Time	t <sub>f</sub>			9.56		
Input Capacitance	C <sub>iss</sub>	$V_{DS} = 15V, V_{GS} = 0V$ f = 1.0 MHz		1518.04		pF
Output Capacitance	C <sub>oss</sub>			325.32		
Reverse Transfer Capacitance	C <sub>rss</sub>			245.44		
Source-Drain Diode						
Max. Diode Forward Current	Is				20	Α
Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = 20A, V_{GS} = 0V$			1.5	V

Note: Pulse test: pulse width <= 300us, duty cycle<= 2%

3. Guaranteed by design; not subject to production testing



V 1.2



# **Notice**

- 1. Specification of the products displayed herein are subject to change without notice. Continuous development may necessitate changes in technical data without notice. M-MOS Semiconductor Sdn. Bhd. or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
- 2. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

V 1.2