The documentation and process conversion measures necessary to comply with this revision shall be completed by 6 May 2015.

INCH-POUND

MIL-PRF-19500/706C 6 February 2015 SUPERSEDING MIL-PRF-19500/706B 23 August 2010

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, FIELD EFFECT, RADIATION HARDENED
N-CHANNEL, SILICON, TYPES 2N7497T2, 2N7498T2, 2N7499T2, AND 2N7561T2
JANTXVR AND JANSR

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

- * 1.1 <u>Scope</u>. This specification covers the performance requirements for N-Channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistors, with avalanche energy maximum rating (E_{AS}) and maximum avalanche current (I_{AS}) for use in particular power-switching applications. Two levels of product assurance (JANTXV and JANS) are provided for each encapsulated device type.
- * 1.2 <u>Package outlines</u>. The device package outlines are as follows: TO-205AF in accordance with figure 1 for all encapsulated device types.
- * 1.3 Maximum ratings. T_A = +25°C, unless otherwise specified.

Туре	P _T (1) T _C = +25°C	P _T T _A = +25°C	R _θ JC (2)	V _{DS}	V_{DG}	V _{GS}	I _{D1} (3) (4) T _C =+25°C	I _{D2} (3) (4) T _C = +100°C	Is	I _{DM} (5)	T _J and T _{STG}	V _{ISO} 70,000 ft. altitude
2N7497T2 2N7498T2 2N7499T2 2N7561T2	<u>W</u> 25 25 25 25	<u>W</u> 0.71 0.71 0.71 0.71	°C/W 5.0 5.0 5.0 5.0	V dc 130 200 250 250	V dc 130 200 250 250	<u>V dc</u> ±20 ±20 ±20 ±20	A dc 10.5 6.7 5.2 5.2	A dc 6.5 4.3 3.3 3.3	A dc 10.5 6.7 5.2 5.2	A (pk) 42 26.8 20.8 20.8	°C -55 to +150	V dc N/A N/A 250 250

- (1) Derate linearly by 0.2 W/ $^{\circ}$ C for T_C > +25 $^{\circ}$ C.
- (2) See figure 2, thermal impedance curves.
- (3) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and device construction to 12 A.

$$I_{\rm D} = \sqrt{\frac{T_{\rm JM} - T_{\rm C}}{\left(\;R_{\rm \theta JC}\;\right) x \left(\;R_{\rm DS}\left(\;on\;\right) \;at\;T_{\rm JM}\;\right)}}$$

- (4) See figure 3, maximum drain current graphs.
- (5) $I_{DM} = 4 \times I_{D1}$ as defined in note (2).

AMSC N/A FSC 5961




^{*} Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

1.4 Primary electrical characteristics at $T_C = +25$ °C.

	Туре	$\begin{aligned} & \text{Min V}_{(\text{BR})\text{DSS}} \\ & \text{V}_{\text{GS}} = 0 \\ & \text{I}_{\text{D}} = 1.0 \text{ mA} \\ & \text{dc} \end{aligned}$	$V_{DS} \ge$	$\begin{array}{c cccc} V_{GS(TH)1} & Max \ I_{DSS1} & Max \ r_{DS(on)} \\ V_{DS} \geq V_{GS} & V_{GS} = 0 \\ = 1.0 \ mA \ dc & V_{DS} = 80 \\ & percent \ of \\ & rated \ V_{DS} \end{array}$			E _{AS}	
						T _J = +25°C	T _J = +150°C	
		<u>V dc</u>	<u>V o</u> <u>Min</u>	dc <u>Max</u>	μA dc	Ω	Ω	<u>mJ</u>
*	2N7497T2 2N7498T2 2N7499T2 2N7561T2	130 200 250 250	2.5 2.5 2.5 2.5	4.5 4.5 4.5 4.5	10 10 10 10	0.100 0.240 0.420 0.420	0.230 0.552 0.924 0.924	164 149 142 142

- (1) Pulsed (see 4.5.1).
- * 1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.5 for PIN construction example and 6.6 for a list of available PINs.
- * 1.5.1 <u>JAN certification mark and quality level for encapsulated devices</u>. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANTXV" and "JANS".
- * 1.5.2 <u>Radiation hardness assurance (RHA) designator</u>. The RHA levels that are applicable for this specification sheet from lowest to highest for JANTXV and JANS quality levels are as follows: "M", "D", "P", "L", and "R".
- * 1.5.3 <u>Device type</u>. The designation system for the device types of transistors covered by this specification sheet are as follows.
- * 1.5.3.1 <u>First number and first letter symbols</u>. The transistors of this specification sheet use the first number and letter symbols "2N".
- * 1.5.3.2 <u>Second number symbols</u>. The second number symbols for the transistors covered by this specification sheet are as follows: "7497", "7498", "7499" and "7561".
- * 1.5.4 <u>Suffix letters</u>. The suffix letters "T2" are used on devices that are packaged in the TO-205AF package of figure 1.
- * 1.5.5 <u>Lead finish</u>. The lead finishes applicable to this specification sheet are listed on QML-19500.

Symbol		Dim	ensions		
(see note 3)	Inc	hes	Millir	meters	
	Min	Max	Min	Max	
CD	.315	.355	8.00	9.02	
СН	.160	.180	4.06	4.57	
h	.009	.041	0.23	1.04	
HD	.340	.370	8.64	9.40	
LC	.200	BSC	5.08 BSC		
LD	.016	.021	0.41	0.53	
LL	.500	.750	12.70	19.05	
LU	.016	.019	0.41	0.48	
L ₁		.050		1.27	
L ₂	.250		6.35		
Р	.070		1.78		
Q		.050		1.27	
r		.010		0.25	
TL	.029	.045	0.74	1.14	
TW	.028	.034	0.71	0.86	
α	45° BSC				
Term 1		So	ource		
Term 2	Gate				
Term 3			Drain		



NOTES:

- 1. Dimensions are in inches.
- Millimeters are given for general information only.
 Lead number 1 is the source, lead number 2 is the gate, and lead number 3 is the drain which is electrically connected to the case. Lead 4 is omitted from this outline.
- 4. Radius (r) applies to both inside corners of tab.
- In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions for TO-205AF.

2. APPLICABLE DOCUMENTS

- 2.1 <u>General</u>. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.
 - 2.2 Government documents.
- 2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

- * (Copies of these documents are available online at http://quicksearch.dla.mil/.)
 - 2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.
 - 3. REQUIREMENTS
 - 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
 - 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).
 - 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

I_{AS} Rated avalanche current, nonrepetitive nC nano Coulomb.

- 3.4 <u>Interface and physical dimensions</u>. Interface and physical dimensions shall be as specified in <u>MIL-PRF-19500</u>, and on figure 1 (TO-205AF) herein.
- 3.4.1 <u>Lead finish</u>. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).
 - 3.4.2 Internal construction. Multiple chip construction shall not be permitted.
- 3.5 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic discharge protection.

- 3.5.1 <u>Handling</u>. Metal oxide semiconductor (MOS) devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.5).
 - a. Devices should be handled on benches with conductive handling devices.
 - b. Ground test equipment, tools, and personnel handling devices.
 - Do not handle devices by the leads.
 - Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber or silk in MOS areas.
 - f. Maintain relative humidity above 50 percent if practical.
 - g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
 - h. Gate must be terminated to source, R \leq or 100 k Ω , whenever bias voltage is applied drain to source.
- 3.6 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.
 - 3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.
- 3.8 <u>Marking</u>. Marking shall be in accordance with <u>MIL-PRF-19500</u>. Lead finish designator shall not be marked on the device.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.
 - 4. VERIFICATION
 - 4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:
 - a. Qualification inspection (see 4.2).
 - b. Screening (see 4.3).
 - c. Conformance inspection (see 4.4 and tables I and II).
- 4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with <u>MIL-PRF-19500</u> and as specified herein.
 - 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.
 - * 4.2.1.1 <u>Single event effects (SEE)</u>. SEE shall be performed at initial qualification and after process or design changes which may affect radiation hardness (see <u>table III</u> and <u>table IV</u>). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of <u>MIL-STD-750</u> that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with <u>table II</u>. SEE characterization data shall be made available upon request of the qualifying or acquiring activity.

4.3 Screening (JANS and JANTXV). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

0 (5.11		
Screen (see table E-IV of MIL-PRF-19500) (1) (2)	JANS	rement JANTXV
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750, E _{AS} test (see 4.3.2)	Method 3470 of MIL-STD-750, E _{AS} test (see 4.3.2)
(3) 3c	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3)	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3)
9	Subgroup 2 of table I herein IDSS1, IGSSF1, IGSSR1, as a minimum	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	$\begin{split} &I_{GSSF1},I_{GSSR1},I_{DSS1},r_{DS(ON)1},V_{GS(TH)1}\\ &Subgroup\ 2\ of\ table\ I\ herein.\\ &\Delta I_{GSSF1}=\pm20\ nA\ dc\ or\ \pm100\ percent\ of\ initial\ value,\ whichever\ is\ greater.\\ &\Delta I_{GSSR1}=\pm20\ nA\ dc\ or\ \pm100\ percent\ of\ initial\ value,\ whichever\ is\ greater.\\ &\Delta I_{DSS1}=\pm10\ \mu A\ dc\ or\ \pm100\ percent\ of\ initial\ value,\ whichever\ is\ greater. \end{split}$	I _{GSSF1} , I _{GSSR1} , I _{DSS1} , r _{DS(ON)1} , V _{GS(TH)1} Subgroup 2 of table I herein.
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13	Subgroups 2 and 3 of table I herein $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 10$ μA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 20$ percent of initial value. $\Delta V_{GS(TH)1} = \pm 20$ percent of initial value.	Subgroup 2 of table I herein $\Delta I_{GSSF1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{GSSR1} = \pm 20$ nA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DSS1} = \pm 10$ μA dc or ± 100 percent of initial value, whichever is greater. $\Delta I_{DS(ON)1} = \pm 20$ percent of initial value. $\Delta V_{GS(TH)1} = \pm 20$ percent of initial value.

- (1) At the end of the test program, I_{GSSF1} , I_{GSSR1} , and I_{DSS1} are measured.
- (2)
- An out-of-family program to characterize I_{GSSF1} , I_{GSSR1} , I_{DSS1} , and $V_{GS(th)1}$ shall be invoked. Shall be performed anytime after temperature cycling, screen 3a. JANTX and JANTXV levels do not need to be repeated in screening requirements.

- 4.3.1 Gate stress test. Apply $V_{GS} = 24 \text{ V}$, minimum for $t = 250 \mu\text{S}$, minimum.
- 4.3.2 Single pulse avalanche energy (E_{AS}).

 - c. Gate to source resistor (RGS)25 \leq RGS \leq 200 $\Omega.$
 - d. Supply voltage $V_{DD} = 25 \text{ V dc}$, except $V_{DD} = 50 \text{ V dc}$ for 2N7499T2.
 - e. Gate voltage.....V_{GS} = 12 V dc.
 - f. Initial case temperature $T_C = +25$ °C +10°C, -5°C.
 - g. Number of pulses to be applied1 pulse minimum.
- 4.3.3 <u>Thermal impedance</u>. The thermal impedance measurements shall be performed in accordance with method 3161 of <u>MIL-STD-750</u> using the guidelines in that method for determining I_M , I_H , t_H , t_{SW} , (and V_H where appropriate). Measurement delay time (t_{MD}) = 70 μ s max. See table III, group E, subgroup 4 herein.
- * 4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500.
 - 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein.
- * 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and as follows.
- * 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

	Subgroup	<u>Method</u>	Condition
	В3	1051	Test condition G, 100 cycles.
	В3	2077	Scanning Electron Microscope (SEM).
*	B4	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{\text{on}} = 30$ seconds minimum.
	B5	1042	Accelerated steady-state gate bias, condition B, V_{GS} = rated; T_A = +175°C, t = 24 hours minimum; or T_A = +150°C, t = 48 hours minimum.
	B5	1042	Accelerated steady-state reverse bias, condition A, V_{DS} = rated; T_A = +175°C, t = 120 hours minimum; or T_A = +150°C, t = 240 hours minimum.
	B5	2037	Bond strength, test condition D.

4.4.2.2 Group B inspection, table E-VIB (JANTXV) of MIL-PRF-19500.

	Subgroup	Method	Condition
	B2	1051	Test condition G, 25 cycles.
*	В3	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. t_{on} = 30 seconds minimum.
	B5 and B6	6	Not applicable.

* 4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

	Subgroup Method		<u>Condition</u>
	C2 2	2036	Test condition E; weight = 8 ounces, 3 arcs of 90 degrees
	C5 3	3161	Thermal resistance, see 4.3.3, $R_{\theta JC(max)} = 5.0^{\circ}C/W$.
*	C6 -	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{\text{on}} = 30$ seconds minimum.

- 4.4.4 <u>Group D inspection</u>. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III herein. Electrical measurements (endpoints) shall be in accordance with table I, subgroup 2 herein.
 - 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
 - 4.5.1 <u>Pulse measurements</u>. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I. Group A inspection.

Inspection <u>1</u> /		MIL-STD-750	Symbol	Lin	nits	Unit
	Method	Condition		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance <u>2</u> /	3161	See 4.3.3	Z _θ JC			°C/W
Breakdown voltage drain to source 2N7497T2 2N7498T2 2N7499T2 2N7561T2	3407	$V_{GS} = 0$, $I_D = 1$ mA dc, bias condition C	V _{(BR)DSS}	130 200 250 250		V dc V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$, $I_D = 1$ mA dc	V _{GS(TH)1}	2.5	4.5	V dc
Gate current	3411	$V_{GS} = +20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSSF1}		+100	nA dc
Gate current	3411	$V_{GS} = -20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSSR1}		-100	nA dc
Drain current	3413	$V_{GS} = 0$, bias condition C, $V_{DS} = 80$ percent of rated V_{DS} ,	I _{DSS1}		10	μA dc
Static drain to source on-state resistance 2N7497T2 2N7498T2 2N7499T2 2N7561T2	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D2}	r _{DS(ON)1}		0.100 0.240 0.420 0.420	Ω Ω Ω Ω
Forward voltage	4011	$V_{GS} = 0$, condition A, $I_D = I_{D1}$	V_{SD}		1.5	V dc

See footnotes at end of table.

TABLE I. <u>Group A inspection</u> - Continued.

Inspection 1/		MIL-STD-750	Symbol	Lin	nits	Unit
	Method	Condition		Min	Max	
Subgroup 3						
High temperature operation		$T_C = T_J = +125^{\circ}C$				
Gate current	3411	$V_{GS} = \pm 20 \text{ V dc}$, bias condition C, $V_{DS} = 0$	I _{GSS2}		±200	nA dc
Drain current	3413	V_{GS} = 0, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I _{DSS2}		25	μA dc
Static drain to source on- state resistance 2N7497T2 2N7498T2 2N7499T2 2N7561T2	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D2}	r _{DS(ON)3}		0.200 0.480 0.840 0.840	Ω Ω Ω
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}, \; I_D = 1 \; mA \; dc$	V _{GS(TH)2}	1.5		V dc
Low temperature operation		$T_C = T_J = -55$ °C				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS(TH)3}, \ I_D = 1 \ mA \ dc$	V _{GS(TH)3}		5.5	V dc
Subgroup 4						
Forward transconductance 2N7497T2 2N7498T2 2N7499T2 2N7561T2	3475	$I_D = I_{D2}$, $V_{DD} = 15 \text{ V dc (see 4.5.1)}$	g FS	4.8 4.2 4.0 4.0		<i>w w w w</i>
Switching time test	3472	$I_D = I_{D1}$, $V_{GS} = 12 \text{ V dc}$, $R_G = 7.5$ Ω , $V_{DD} = 50$ percent of rated V_{DS}				
Turn-on delay time		1 22, VDD - 30 Percent of Tated VDS	$t_{D(on)}$		25	ns
Rise time			t _r		100	ns
Turn-off delay time			$t_{D(off)}$		35	ns
Fall time			t _f		40	ns

See footnotes at end of table.

TABLE I. <u>Group A inspection</u> - Continued.

Inspection1/		MIL-STD-750	Symbol	Limits		Unit
	Method	Condition		Min	Max	
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 4, $t_p = 10$ ms min. $V_{DS} = 80$ percent of max. rated V_{DS}				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B, $I_D = I_{D1}$, $V_{GS} = 12 \text{ V dc}$;				
On-state gate charge 2N7497T2		V_{DD} = 50 percent of rated V_{DS}	$Q_{G(ON)}$		48	nC
2N7498T2					47	nC
2N7499T2					28	nC
2N7561T2					32	nC
Gate to source charge 2N7497T2			Q_{GS}		16	nC
2N7498T2					12	nC
2N7499T2					7.4	nC
2N7561T2					11	nC
Gate to drain charge 2N7497T2			Q_GD		18	nC
2N7498T2					16	nC
2N7499T2 2N7499T2					12	nC
2N7561T2					16	nC
Reverse recovery time	3473	di/dt = -100 A/ μ s, V _{DD} \leq 50 V	t _{rr}			
2N7497T2					250	ns
2N7498T2					274	ns
2N7499T2					287	ns
2N7561T2					287	ns

 ^{1/} For sampling plan, see MIL-PRF-19500.
 2/ This test required for the following end-point measurements only (not intended for 4.3, screen 9 or 11):
 Group B, subgroups 2 and 3 (JANTXV).
 Group B, subgroups 3 and 4 (JANS).
 Group C, subgroups 2 and 6.
 Group E, subgroup 1.

TABLE II. Group D inspection.

	Inspection	MIL-STD-750		Symbol	Pre-irrad	iation limits	Post-ir	radiation limits	Unit
	<u>1/ 2/ 3/</u>			1		R		R	
		Method	Conditions		Min	Max	Min	Max	
	Subgroup 1								
	Not applicable								
	Subgroup 2		$T_C = +25^{\circ}C$						
	Steady-state total dose irradiation (V _{GS} bias) 4/	1019	V _{GS} = 12 V; V _{DS} = 0						
	Steady-state total dose irradiation (V _{DS} bias) 4/	1019	$V_{GS} = 0$; $V_{DS} = 80$ percent of rated V_{DS} (preirradiation)						
	End-point electricals								
	Breakdown voltage, drain to source 2N7497T2 2N7498T2	3407	$V_{GS} = 0$; $I_D = 1$ mA; bias condition C	V _{(BR)DSS}	130 200		130 200		V dc V dc
*	2N7499T2, 2N7561T2				250		250		V dc
	Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}; I_D = 1 \text{ mA}$	V _{GS(th)1}	2.5	4.5	2.0	4.5	V dc
	Gate current	3411	$V_{GS} = +20 \text{ V}; V_{DS} = 0$ bias condition C	I _{GSSF1}		100		100	nA dc
	Gate current	3411	$V_{GS} = -20 \text{ V}; V_{DS} = 0$ bias condition C	I _{GSSR1}		-100		-100	nA dc
	Drain current	3413	$V_{GS} = 0$; $V_{DS} = 80$ percent of rated V_{DS} (preirradiation) bias condition C	I _{DSS}		10		10	μA dc
	Static drain to source on-state voltage	3405	$V_{GS} = 12 \text{ V}; I_D = I_{D2};$ condition A, pulsed (see 4.5.1)	V _{DS(on)}					
	2N7497T2					0.533		0.533	V dc
	2N7498T2			1		0.955		0.955	V dc
*	2N7499T2, 2N7561T2					1.326		1.326	V dc
*	Forward voltage source drain diode	4011	$V_{GS} = 0$; $I_D = I_{D1}$ bias condition A	V _{SD}		1.5		1.5	V dc

For sampling plan see MIL-PRF-19500.
Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheet utilizing the same die design. <u>:/</u>2/

At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be <u>3</u>/ assembled in it's qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

Separate samples shall be pulled for each bias.

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

	Inspection		MIL-STD-750	Qualification and
		Method	Conditions	large lot quality conformance inspection
*	Subgroup 1			45 devices c = 0
	Temperature cycling	1051	Test condition G, 500 cycles	
	Hermetic seal Fine leak Gross leak	1071		
	Electrical measurements		Table I, subgroup 2 herein.	
*	Subgroup 2 1/			45 devices
	Steady-state reverse bias	1042	Condition A, 1,000 hours.	c = 0
	Electrical measurements		Table I, subgroup 2 herein.	
	Steady-state gate bias	1042	Condition B, 1,000 hours.	
	Electrical measurements		Table I, subgroup 2 herein.	
	Subgroup 4			Sample size N/A
	Thermal impedance curves		See MIL-PRF-19500.	IN/A
	Subgroup 5			15 devices c = 0
*	Barometric pressure (2N7499T2 & 2N7561T2only)	1001	Test condition C. $V_{DS} = 250 \text{ V}$; $I_{(ISO)} < 0.25 \text{ mA}$.	C = 0
	Subgroup 10			22 devices c = 0
	Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer.	C = 0
	Subgroup 11			
*	SEE <u>2</u> / <u>3</u> /	1080	See method 1080 of MIL-STD-750.	3 devices

^{1/} A separate sample for each test shall be pulled.2/ Group E qualification of SEE testing may be perf Group E qualification of SEE testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.

^{3/} Device qualification to a higher level LET is sufficient to qualify all lower level LETs.





FIGURE 2. Thermal impedance curve.










FIGURE 3. Maximum drain current vs case temperature graphs.




2N7497T2



2N7498T2

FIGURE 4. Safe operating area graphs.



2N7499T2




FIGURE 4. Safe operating area graphs - Continued.

5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES


(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

- 6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
 - 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of this specification.
 - b. Packaging requirements (see 5.1).
 - c. Lead finish (see 3.4.1).
- * d. The complete Part or Identifying Number (PIN), see 1.5 and 6.5.
- * e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract.
- * f. If SEE testing data is desired, it should be specified in the contract or order.
- * g. If specific SEE characterization conditions are desired (see section 6.7 and table IV), manufacturer's CAGE code should be specified in the contract or order.
- * 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

6.4 <u>Cross-reference list</u>. The following table shows the generic P/N and its associated military P/N (without JAN and RHA prefix).

Generic P/N	Military P/N
IRHF57133SE	2N7497T2
IRHF57230SE	2N7498T2
IRHF57234SE	2N7499T2 2N7561T2

- * 6.5 PIN construction example.
- * 6.5.1 Encapsulated devices The PINs for encapsulated devices are constructed using the following form.



* 6.6 List of PINs. The following is a list of possible PINs available on this specification sheet.

PINs for devices of the "TXV" quality level	PINs for devices of the "TXV" quality level with RHA (1)	PINs for devices of the "S" quality level	PINs for devices of the "S" quality level with RHA (1)
JANTXV2N7497T2	JANTXV#2N7497T2	JANS2N7497T2	JANS#2N7497T2
JANTXV2N7498T2	JANTXV#2N7498T2	JANS2N7498T2	JANS#2N7498T2
JANTXV2N7499T2	JANTXV#2N7499T2	JANS2N7499T2	JANS#2N7499T2
JANTXV2N7561T2	JANTXV#2N7561T2	JANS2N7561T2	JANS#2N7561T2

⁽¹⁾ The number sign (#) represent one of five RHA designators available (M, D, P, L, or R).

6.7 Application data.

6.7.1 <u>Manufacturer specific irradiation data</u>. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the MIL-STD-750 method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table IV) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE IV. Manufacturers characterization conditions.


	_	NUL OTR TES		<u> </u>
Manufactures CAGE	Inspection	MIL-STD-750		Sample plan
		Method	Conditions	μιαιτ
69210 (Applicable to devices with a date code of 16 June 1998 and older)	SEE <u>1</u> /	1080	See MIL-STD-750 method 1080.0 dated 20 November 2006. See figure 5	
and older)	Electrical measurements		$I_{\text{GSSF1}},I_{\text{GSSR1}},$ and I_{DSS1} in accordance with table I, subgroup 2	3 devices
	SEE irradiation:		Fluence = 3E5 ±20 percent ions/cm ² Flux = 2E3 to 2E4 ions/cm ² /sec, temperature = 25 ±5°C	
			Surface LET = 38 MeV-cm2/mg \pm 5% Range = 38 μ m \pm 7.5%, Energy = 300 MeV \pm 7.5%	
	2N7497T2		In-situ bias conditions: V_{DS} = 130 V and V_{GS} = -20 V (typical 3.75 MeV/nucleon at Texas A & M Cyclotron)	
	2N7498T2		In-situ bias conditions: V _{DS} = 200 V and V _{GS} = -20 V (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7499T2 & 2N7561T2		In-situ bias conditions: V_{DS} = 250 V and V_{GS} = -20 V (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
			Surface LET = 61 MeV-cm2/mg \pm 5% Range = 31 μ m \pm 10%, Energy = 330 MeV \pm 7.5%	
	2N7497T2		In-situ bias conditions: V_{DS} = 130 V and V_{GS} = -10 V V_{DS} = 100 V and V_{GS} = -15 V V_{DS} = 50 V and V_{GS} = -20 V	
			(typical 2.70 MeV/nucleon at Texas A & M Cyclotron)	
	2N7498T2		In-situ bias conditions: $V_{DS} = 200 \text{ V}$ and $V_{GS} = -10 \text{ V}$ $V_{DS} = 185 \text{ V}$ and $V_{GS} = -15 \text{ V}$	
			V_{DS} = 120 V and V_{GS} = -20 V (nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7499T2 & 2N7561T2		In-situ bias conditions: $V_{DS} = 250 \text{ V}$ and $V_{GS} = -15 \text{ V}$ $V_{DS} = 240 \text{ V}$ and $V_{GS} = -20 \text{ V}$	
			(nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	


See footnotes at end of table.

TABLE IV. <u>Manufacturers characterization conditions</u> - Continued.

Manufactures	Inspection	MIL-STD-750		Sample
CAGE		Method	Conditions	plan
			Surface LET = 84 MeV-cm2/mg ± 5% Range = 28 µm ±7.5%, Energy = 350 MeV ±10%	3 devices
	2N7497T2		In-situ bias conditions: $V_{DS} = 130 \text{ V}$ and $V_{GS} = 0 \text{ V}$ $V_{DS} = 120 \text{ V}$ and $V_{GS} = -5 \text{ V}$ $V_{DS} = 30 \text{ V}$ and $V_{GS} = -10 \text{ V}$	
			(typical 1.89 MeV/nucleon at Texas A & M Cyclotron)	
	2N7498T2		In-situ bias conditions: $V_{DS} = 200 \text{ V}$ and $V_{GS} = -5 \text{ V}$ $V_{DS} = 150 \text{ V} \text{ and } V_{GS} = -10 \text{ V}$ $V_{DS} = 50 \text{ V} \text{ and } V_{GS} = -15 \text{ V}$ $V_{DS} = 25 \text{ V} \text{ and } V_{GS} = -20 \text{ V}$	
			(nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7499T2 & 2N7561T2		In-situ bias conditions: $V_{DS} = 250 \text{ V}$ and $V_{GS} = -5 \text{ V}$ $V_{DS} = 225 \text{ V} \text{ and } V_{GS} = -10 \text{ V}$ $V_{DS} = 175 \text{ V} \text{ and } V_{GS} = -15 \text{ V}$ $V_{DS} = 50 \text{ V} \text{ and } V_{GS} = -20 \text{ V}$	
	Electrical measurements		(nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator) I _{GSSF1} , I _{GSSR1} , and I _{DSS1} in accordance with table I, subgroup 2	
Upon qua	l alification, all ma	nufacture	rs should provide the verification test conditions to be added to t	his

^{1/} I_{GSSF1}, I_{GSSR1}, and I_{DSS1} was examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.








FIGURE 5. Typical SEE safe operating area graphs.

6.8 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR Navy - EC Air Force - 85 NASA - NA DLA - CC Preparing activity: DLA - CC

(Project 5961-2015-014)

Review activities:

Army - MI

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.