The documentation and process conversion measures necessary to comply with this revision shall be completed by 16 January 2015.

INCH-POUND

MIL-PRF-19500/685G 16 October 2014 SUPERSEDING MIL-PRF-19500/685F 6 May 2013

### PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, FIELD EFFECT RADIATION HARDENED, N-CHANNEL, SILICON, DEVICE TYPES 2N7475, 2N7476, AND 2N7477 JANTXVR AND JANSR

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

## 1. SCOPE

- \* 1.1 <u>Scope</u>. This specification covers the performance requirements for N-Channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)), power transistors, with avalanche energy maximum rating (E<sub>AS</sub>) and maximum avalanche current (I<sub>AS</sub>) for use in particular power-switching applications. Two levels of product assurance (JANTXV and JANS) are provided for each device type as specified in MIL-PRF-19500. See 6.5 for JANHC and JANKC die versions.
- \* 1.2 <u>Package outlines</u>. The device package outlines are as follows: TO-254AA in accordance with figure 1 for all encapsulated device types. The dimensions and topography for JANHC and JANKC unencapsulated die are as listed in slash sheet MIL-PRF-19500/741.
  - 1.3 Maximum ratings.  $T_A = +25^{\circ}C$ , unless otherwise specified.

Туре	P <sub>T</sub> (1) T <sub>C</sub> = +25°C	P <sub>T</sub> T <sub>A</sub> = +25°C	R <sub>0JC</sub> (2)	V <sub>DS</sub>	$V_{DG}$	$V_{GS}$	I <sub>D1</sub> (3) (4) T <sub>C</sub> =+25°C	I <sub>D2</sub> (3) (4) T <sub>C</sub> = +100°C	I <sub>S</sub>	I <sub>DM</sub> (5)	$T_{J}$ and $T_{STG}$
	<u>W</u>	<u>W</u>	<u>°C/W</u>	<u>V dc</u>	<u>V dc</u>	<u>V dc</u>	A dc	A dc	A dc	<u>A (pk)</u>	<u>°C</u>
2N7475T1 2N7476T1 2N7477T1	208 208 208	3.0 3.0 3.0	0.60 0.60 0.60	130 200 250	130 200 250	<u>+</u> 20 <u>+</u> 20 <u>+</u> 20	45 45 37	45 29 23.5	45 45 37	180 180 148	-55 to +150

- (1) Derate linearly 1.67 W/°C for T<sub>C</sub> > +25°C.
- (2) See figure 2, thermal impedance curves.
- (3) The following formula derives the maximum theoretical I<sub>D</sub> specs. I<sub>D</sub> is limited to 45 A by package and device construction:

$$I_{D} = \sqrt{\frac{T_{JM} - T_{C}}{\left(R_{\theta JC}\right) \times \left(R_{DS}(\text{ on }) \text{ at } T_{JM}\right)}}$$

- (4) See figure 3, maximum drain current graph.
- (5)  $I_{DM} = 4 \times I_{D1}$  as defined in note (3).


Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to <a href="mailto:Semiconductor@dla.mil">Semiconductor@dla.mil</a>. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at <a href="https://assist.dla.mil">https://assist.dla.mil</a>.

AMSC N/A FSC 5961

\* 1.4 Primary electrical characteristics at  $T_C = +25$ °C.

Туре	$\begin{aligned} & \text{Min V}_{(BR)DSS} \\ & \text{V}_{GS} = 0 \\ & \text{I}_{D} = 1.0 \text{ mA} \\ & \text{dc} \end{aligned}$	$V_{GS(TH)1}$ $V_{DS} \ge V_{GS}$ $I_D = 1.0 \text{ mA dc}$	percent			E <sub>AS</sub>
			of rated V <sub>DS</sub>	T <sub>J</sub> = +25°C	T <sub>J</sub> = +150°C	
	V dc	<u>V dc</u> Min Max	μA dc	Ω	Ω	<u>mJ</u>
2N7475T1	130	2.5 4.5	10	0.0155	0.033	432
2N7476T1	200	2.5 4.5	10	0.044	0.101	256
2N7477T1	250	2.5 4.5	10	0.061	0.153	258

- (1) Pulsed (see 4.5.1).
- \* 1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.
- \* 1.5.1 <u>JAN brand and quality level designators for encapsulated devices</u>. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANTXV" and "JANS".
- \* 1.5.2 <u>JAN brand and quality level designators for unencapsulated devices (die)</u>. See 6.2 for unencapsulated devices.
- \* 1.5.3 <u>Radiation hardness assurance (RHA) designator</u>. The RHA levels that are applicable for this specification sheet from lowest to highest for JANTXV and JANS quality levels are as follows: "M", "D", "P", "L", and "R".
- \* 1.5.4 <u>Device type</u>. The designation system for the device types of transistors covered by this specification sheet are as follows.
- \* 1.5.4.1 First number and first letter symbols. The transistors of this specification sheet are identified by the first number and letter symbols "2N".
- \* 1.5.4.2 <u>Second number symbols</u>. The second number symbols for the transistor covered by this specification sheet are as follows: "7475", "7476", and "7477".
- \* 1.5.4.3 <u>Suffix letters</u>. The suffix letters "T1" are used on devices that are packaged in the TO-254AA package of figure 1.
- \* 1.5.5 <u>Lead finish</u>. The lead finishes applicable to this specification sheet are listed on QML-19500.



Ltr		Notes							
	Incl	nes	Millin	Millimeters					
	Min	Max	Min	Max					
BL	.535	.545	13.59	13.84					
СН	.249	.260	6.32	6.60					
LD	.035	.045	0.89	1.14					
LL	.510	.570	12.95	14.48	5				
LO	.150	BSC	3.81						
LS	.150	BSC	3.81						
MHD	.139	.149	3.53	3.78	4				
МНО	.665	.685	16.89	17.40					
TL	.790	.800	20.07	20.32					
TT	.040	.050	1.02	1.27					
TW	.535	.545	13.59	13.84					
Term 1									
Term 2									
Term 3									

# NOTES:

- 1. Dimensions are in inches.
- 2. Millimeters are given for general information only.
- 3. All terminals are isolated from case.
- 4. In accordance with ASME Y14.5M, diameters are equivalent to  $\phi x$  symbology.
- 5. Protrusion thickness of ceramic eyelets included in dimension LL.

FIGURE 1. Dimensions and configuration (TO-254AA).

#### 2. APPLICABLE DOCUMENTS

- 2.1 <u>General</u>. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.
  - 2.2 Government documents.
- 2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500- Semiconductor Devices, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

- \* (Copies of these documents are available online at http://quicksearch.dla.mil/).
  - 2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.
    - 3. REQUIREMENTS
    - 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
  - 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list (QML) before contract award (see 4.2 and 6.3).
  - 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.
  - 3.4 <u>Interface and physical dimensions</u>. The interface and physical dimensions shall be as specified in <u>MIL-PRF-19500</u>, and figure 1 (TO-254AA) herein. Methods used for electrical isolation of the terminals shall employ materials that contain a minimum of 90 percent Al<sub>2</sub>O<sub>3</sub> (ceramic).
  - 3.4.1 <u>Lead formation and finish</u>. Lead finish shall be solderable in accordance with MIL-STD-750, MIL-PRF-19500 and herein. Where a choice of finish is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform 100 percent hermetic seal in accordance with screen 14 of MIL-PRF-19500 and 100 percent dc testing in accordance with table I, subgroup 2 herein.
    - 3.4.2 Internal construction. Multiple chip construction shall not be permitted.
  - 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-19500. At the option of the manufacturer, marking of the country of origin may be omitted from the body, but shall be retained on the initial container.
  - 3.6 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic discharge protection.

- 3.6.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.6).
  - a. Devices should be handled on benches with conductive handling devices.
  - b. Ground test equipment, tools, and personnel handling devices.
  - c. Do not handle devices by the leads.
  - Store devices in conductive foam or carriers.
  - e. Avoid use of plastic, rubber, or silk in MOS areas.
  - f. Maintain relative humidity above 50 percent if practical.
  - g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
  - h. Gate must be terminated to source,  $R \le \text{or } 100 \text{ k}\Omega$ , whenever bias voltage is applied drain to source.
- 3.7 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.
  - 3.8 Electrical test requirements. The electrical test requirements shall be as specified in table I.
- 3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.
  - 4. VERIFICATION
  - 4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:
    - a. Qualification inspection (see 4.2).
    - b. Screening (see 4.3).
    - c. Conformance inspection (see 4.4 and tables I and II).
- 4.2 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with <u>MIL-PRF-19500</u> and as specified herein.
  - 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.
  - 4.2.1.1 <u>SEE</u>. SEE shall be performed at initial qualification and after process or design changes which may affect radiation hardness (see table III and table IV). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with table II. SEE characterization data shall be made available upon request of the qualifying or acquiring activity.

\* 4.3 <u>Screening (JANS and JANTXV)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV	Measu	rement			
of MIL-PRF-19500) (1) (2)	JANS	JANTXV			
(3)	Gate stress test (see 4.3.1).	Gate stress test (see 4.3.1).			
(3)	Method 3470 of MIL-STD-750, (see 4.3.2), EAS test.	Method 3470 of MIL-STD-750, (see 4.3.2), EAS test.			
(3) 3c	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3).	Method 3161 of MIL-STD-750, thermal impedance (see 4.3.3).			
9	Subgroup 2 of table I herein I <sub>DSS1</sub> , I <sub>GSSF1</sub> , I <sub>GSSR1</sub> , as a minimum.	Not applicable.			
10	Method 1042 of MIL-STD-750, test condition B.	Method 1042 of MIL-STD-750, test condition B.			
11	I <sub>GSSF1</sub> , I <sub>GSSR1</sub> , I <sub>DSS1</sub> , r <sub>DS(ON)1</sub> , V <sub>GS(TH)1</sub> Subgroup 2 of table I herein. $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 10 \text{ μA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$	I <sub>GSSF1</sub> , I <sub>GSSR1</sub> , I <sub>DSS1</sub> , r <sub>DS(ON)1</sub> , V <sub>GS(TH)1</sub> Subgroup 2 of table I herein.			
12	Method 1042 of MIL-STD-750, test condition A.	Method 1042 of MIL-STD-750, test condition A.			
13	Subgroups 2 and 3 of table I herein. $\Delta I_{GSSF1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{GSSR1} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DSS1} = \pm 10  \mu\text{A dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{DS(ON)1} = \pm 20 \text{ percent of initial value.}$ $\Delta I_{DS(ON)1} = \pm 20 \text{ percent of initial value.}$	Subgroup 2 of table I herein. $\Delta I_{\text{GSSF1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{\text{GSSR1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{\text{DSS1}} = \pm 10 \text{ µA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta I_{\text{DS(ON)1}} = \pm 20 \text{ percent of initial value.}$ $\Delta V_{\text{GS(TH)1}} = \pm 20 \text{ percent of initial value.}$			
17	Method 1081 of MIL-STD-750 (see 4.3.4). End-points: Subgroup 2 of table I herein.	Method 1081 of MIL-STD-750 (see 4.3.4). End-points: Subgroup 2 of table I herein.			

- (1) At the end of the test program,  $I_{\mbox{\scriptsize GSSF1}}$   $I_{\mbox{\scriptsize GSSR1}},$  and  $I_{\mbox{\scriptsize DSS1}}$  are measured.
- (2) An out-of-family program to characterize  $I_{GSSF1}$ ,  $I_{GSSR1}$ ,  $I_{DSS1}$ ,  $V_{GS(th)1}$ , and  $r_{DS(ON)}$  shall be invoked.
- (3) Shall be performed anytime after temperature cycling, screen 3a; JANTXV level does not need to be repeated in screening requirements.

- 4.3.1 <u>Gate stress test</u>. Apply  $V_{GS} = -24 \text{ V}$  minimum for  $t = 250 \mu \text{s}$  minimum. 4.3.2 Single pulse avalanche energy (E<sub>AS</sub>).
  - a. Peak current ....... $I_{AS} = I_{D1}$ .
  - b. Gate voltage (V<sub>GS</sub>)......12 V.

  - d. Initial case temperature (T<sub>C</sub>) ......+25°C, +10°C, -5°C.
  - e. Inductance (L)..... $\left[\frac{2E_{\rm AS}}{\left(I_{\rm DI}\right)^2}\right] \left[\frac{V_{\rm BR}-V_{\rm DD}}{V_{\rm BR}}\right] \, {\rm mH \ minimum}.$
  - f. Number of pulses to be applied ...... 1 pulse minimum.
  - g. Supply voltage  $(V_{DD})$ ..... $V_{DD} = 50 \text{ V dc.}$
- 4.3.3 <u>Thermal impedance</u>. The thermal impedance measurements shall be performed in accordance with method 3161 of <u>MIL-STD-750</u> using the guidelines in that method for determining  $I_M$ ,  $I_H$ ,  $t_H$ ,  $t_{SW}$ , (and  $V_H$  where appropriate). Measurement delay time ( $t_{MD}$ ) = 70  $\mu$ s max. See table III, group E, subgroup 4 herein.
  - 4.3.4 Dielectric withstanding voltage.
    - a. Magnitude of test voltage.....900 V dc.
    - b. Duration of application of test voltage......15 seconds (min).
    - c. Points of application of test voltage.......All leads to case (bunch connection).
    - d. Method of connection......Mechanical.
    - e. Kilovolt-ampere rating of high voltage source...........1,200 V/1.0 mA (min).
    - f. Maximum leakage current......1.0 mA.
    - g. Voltage ramp up time......500 V/second.
- 4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein.
- \* 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and as follows.

## 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

Subgroup	Method	Condition
В3	1051	Test condition G, 100 cycles.
В3	2077	SEM.
B4	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.
B5	1042	Accelerated steady-state gate bias, condition B, $V_{GS}$ = rated; $T_A$ = +175°C, $t$ = 24 hours minimum; or $T_A$ = +150°C, $t$ = 48 hours minimum.
B5	1042	Accelerated steady-state reverse bias, condition A, $V_{DS}$ = rated; $T_A$ = +175°C, t = 120 hours minimum; or $T_A$ = +150°C, t = 240 hours minimum.
B5	2037	Bond strength, test condition D.

\* 4.4.2.2 Group B inspection, table E-VIB (JANTXV) of MIL-PRF-19500.

	<u>Subgroup</u>	Method	Condition
	B2	1051	Test condition G, 25 cycles.
*	В3	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.
	В3	2037	Test condition D. All internal bond wires for each device shall be pulled separately.

\* 4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

<u>Subgroup</u>	<u>Method</u>	Condition
C2	2036	Test condition A; weight = 10 pounds, t = 10 s.
C5	3161	See 4.3.3, R $_{\theta JC}$ = 0.60°C/W.
C6	1042	Intermittent operation life, condition D. No heat sink or forced-air cooling on the device shall be permitted during the on cycle. $t_{on} = 30$ seconds minimum.

4.4.4 <u>Group D inspection</u>. Group D inspection shall be conducted in accordance with table E-VIII of <u>MIL-PRF-19500</u> and table II herein.

- \* 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III herein.
  - 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
  - 4.5.1 <u>Pulse measurements</u>. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I. Group A inspection.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
<u> </u>	Method	Condition		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance <u>2</u> /	3161	See 4.3.3	Z <sub>θJC</sub>			°C/W
Breakdown voltage drain to source	3407	$V_{GS} = 0$ , $I_D = 1$ mA dc, bias condition C	V <sub>(BR)DSS</sub>	100		.,.
2N7475T1 2N7476T1 2N7477T1				130 200 250		V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}, I_D = 1 \text{ mA dc}$	V <sub>GS(TH)1</sub>	2.5	4.5	V dc
Gate current	3411	$V_{GS} = +20 \text{ V dc}$ , bias condition $C$ , $V_{DS} = 0$	I <sub>GSSF1</sub>		+100	nA do
Gate current	3411	$V_{GS}$ = -20 V dc, bias condition C, $V_{DS}$ = 0	I <sub>GSSR1</sub>		-100	nA do
Drain current	3413	$V_{GS}$ = 0, bias condition C, $V_{DS}$ = 80 percent of rated $V_{DS}$	I <sub>DSS1</sub>		10	μA do
Static drain to source on-state resistance	3421	$V_{GS} = 12 \text{ V dc}$ , condition A, pulsed (see 4.5.1), $I_D = I_{D2}$	r <sub>DS(ON)1</sub>			
2N7475T1		F 4.000 (000 1.001), 15 152			0.0155	Ω
2N7476T1 2N7477T1					0.044 0.061	$\Omega$
Forward voltage	4011	$V_{GS} = 0$ , condition A, $I_S = $ rated	$V_{SD}$			
2N7475T1		Is			1.2	V dc
2N7476T1					1.2	V dc
2N7477T1					1.2	V dc

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/		MIL-STD-750	Symbol	Lin	nits	Unit
	Method	Condition		Min	Max	
Subgroup 3						
High temperature operation		$T_{C} = T_{J} = +125^{\circ}C$				
Gate current	3411	$V_{GS} = \pm 20 \text{ V dc}$ , bias condition C, $V_{DS} = 0$	I <sub>GSS2</sub>		±200	nA dc
Drain current	3413	$V_{GS} = 0$ , bias condition C, $V_{DS} = 80$ percent of rated $V_{DS}$	I <sub>DSS2</sub>		25	μA dc
Static drain to source on-state resistance 2N7475T1 2N7476T1 2N7477T1	3421	$V_{GS}$ = 12 V dc, condition A, pulsed (see 4.5.1), $I_D$ = $I_{D2}$	r <sub>DS(ON)3</sub>		0.029 0.088 0.134	Ω Ω Ω
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$ , $I_D = 1$ mA dc	V <sub>GS(TH)2</sub>	1.5		V dc
Low temperature operation		$T_C = T_J = -55^{\circ}C$				
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS(TH)3}, I_D = 1 \text{ mA dc}$	V <sub>GS(TH)3</sub>		5.5	V dc
Subgroup 4						
Forward transconductance 2N7475T1 2N7476T1 2N7477T1	3475	$I_D = I_{D2}$ , $V_{DD} = 15 \text{ V dc (see 4.5.1)}$	g <sub>FS</sub>	36 35 27		S S S
Switching time test	3472	$I_D = I_{D1}$ , $V_{GS} = 12 \text{ V dc}$ ; $R_G = 2.35 \Omega$ , $V_{DD} = 50$ percent of				
Turn-on delay time		rated V <sub>DS</sub>	t <sub>D(on)</sub>		35	ns
Rise time			t <sub>r</sub>		125	ns
Turn-off delay time			t <sub>D(off)</sub>		80	ns
Fall time 2N7475T1 2N7476T1 2N7477T1			t <sub>f</sub>		50 50 65	ns ns ns

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection <u>1</u> /	MIL-STD-750		Symbol	Limits		Unit
1	Method	Condition		Min	Max	
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 4, $t_p = 10$ ms min. $V_{DS} = 80$ percent of max. rated $V_{DS}$				
Electrical measurements		See table I, subgroup 2				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B; $I_D = I_{D1}$				
On-state gate charge 2N7475T1 2N7476T1 2N7477T1			Q <sub>G(ON)</sub>		160 165 165	nC nC nC
Gate to source			$Q_{GS}$			
charge 2N7475T1 2N7476T1 2N7477T1					55 45 45	nC nC nC
Gate to drain charge 2N7475T1 2N7476T1 2N7477T1			$Q_{GD}$		75 75 75	nC nC nC
Reverse recovery	3473	di/dt = -100 A/μs, V <sub>DD</sub> ≤ 50 V	t <sub>rr</sub>			
2N7475T1 2N7476T1 2N7477T1		$I_{D} = I_{D1}$			300 450 560	ns ns ns

 <sup>1/</sup> For sampling plan, see MIL-PRF-19500.
 2/ This test required for the following end-point measurements only:
 Group B, subgroups 3 and 4 (JANS).
 Group B, subgroups 2 and 3 (JANTXV).
 Group C, subgroup 2 and 6.
 Group E, subgroup 1.

TABLE II. Group D inspection.

Inspection	MIL-STD-750		Symbol	Pre-irradiation limits		lim	adiation nits	Unit
<u>1</u> / <u>2</u> / <u>3</u> / <u>4</u> /	Method	Conditions		Min	R Max	Min F	R Max	
Subgroup 1	Wickfied	Containone			Wax		Max	
Not applicable								
Subgroup 2		T <sub>C</sub> = + 25°C						
Steady-state total dose irradiation (V <sub>GS</sub> bias) $\underline{5}/$	1019	V <sub>GS</sub> = 12 V; V <sub>DS</sub> = 0						
Steady-state total dose irradiation (V <sub>DS</sub> bias) <u>5</u> /	1019	$V_{GS} = 0$ ; $V_{DS} = 80$ percent of rated $V_{DS}$ (pre-irradiation)						
End-point electricals:								
Breakdown voltage, drain to source 2N7475T1 2N7476T1 2N7477T1	3407	$V_{GS} = 0$ ; $I_D = 1$ mA; bias condition C	V <sub>(BR)DSS</sub>	130 200 250		130 200 250		V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$ ; $I_D = 1 \text{ mA}$	$V_{GS(th)1}$	2.5	4.5	2.0	4.5	V dc
Gate current	3411	$V_{GS} = +20 \text{ V}, V_{DS} = 0;$ bias condition C	I <sub>GSSF1</sub>		100		100	nA dc
Gate current	3411	$V_{GS} = -20 \text{ V}, V_{DS} = 0;$ bias condition C	I <sub>GSSR1</sub>		-100		-100	nA dc
Drain current 3413		$V_{GS} = 0$ , $V_{DS} = 80$ percent of rated $V_{DS}$ (pre-irradiation); bias condition C	I <sub>DSS</sub>		10		10	μA dc
Static drain to source on-state voltage 2N7475T1 2N7476T1	3405	$V_{GS}$ = 12 V; condition A, pulsed (see 4.5.1) $I_D$ = 45 A dc $I_D$ = 35 A dc	V <sub>DS(on)</sub>		0.630 1.715		0.630 1.715	V dc V dc
2N7477T1 Forward voltage source drain diode	4011	$I_D = 23.5 \text{ A dc}$ $V_{GS} = 0, I_D = I_{D1}, \text{ condition A}$	$V_{SD}$		1.434		1.434	V dc
2N7475T1 2N7476T1 2N7477T1		$I_S = 45 \text{ A dc}$ $I_S = 45 \text{ A dc}$ $I_S = 37 \text{ A dc}$			1.2 1.2 1.2		1.2 1.2 1.2	V dc V dc V dc

For sampling plan see MIL-PRF-19500.

Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheets utilizing the same die design.

At the manufacturer's option, group D samples need not be subjected to the screening tests, and may <u>3</u>/ be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

The R designation represents devices which pass end-points at 100K rads (Si).

<sup>&</sup>lt;u>4</u>/ <u>5</u>/ Separate samples shall be pulled for each bias.

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection		MIL-STD-750	Comple plan
орозион	Method	Conditions	Sample plan
Subgroup 1			45 devices c = 0
Temperature cycle	1051	Condition G, 500 cycles	C = 0
Hermetic seal Fine leak Gross leak	1071	As applicable	
Electrical measurements		See table I, subgroup 2	
Subgroup 2 1/			45 devices c = 0
Steady-state gate bias	1042	Condition B, 1,000 hours	C = 0
Electrical measurements		See table I, subgroup 2	
Steady-state reverse bias	1042	Condition A, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500	IN/A
Subgroup 5			3 devices c = 0
Barometric pressure 2N7477T1 only	1001	Condition C, $V_{(ISO)} = V_{DS}$ ; $V_{DS} = 250 \text{ V dc}$	C = 0
Subgroup 10			
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	22 devices c = 0
Subgroup 11			
SEE <u>2</u> / <u>3</u> /	1080	See MIL-STD-750 method 1080 and 6.2.	3 devices

 <sup>1/</sup> A separate sample may be pulled for each test condition.
 2/ Group E qualification of SEE effect testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.

3/ Device qualification to a higher level LET is sufficient to qualify all lower level LETs.







FIGURE 2. Thermal impedance curve.









2N7477T1

FIGURE 3. Maximum drain current versus case temperature graphs.




2N7475T1

FIGURE 4. Safe operating area graphs.





2N7476T1



2N7477T1

FIGURE 4. Safe operating area graphs - Continued.








FIGURE 5. Typical SEE safe operating area graph.

#### 5. PACKAGING


5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

#### 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

- 6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
  - 6.2 Acquisition requirements. Acquisition documents should specify the following:
    - a. Title, number, and date of this specification.
    - b. Packaging requirements (see 5.1).
    - c. Lead formation and finish (see 3.4.1).
    - d. Product assurance level and type designator.
    - e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract.
    - f. If specific SEE characterization conditions are desired (see 6.8 and table IV), manufacturer's cage code should be specified in the contract or order.
    - g. If SEE testing data is desired, it should be specified in the contract or order.
- 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail <a href="mailto:vqe.chief@dla.mil">vqe.chief@dla.mil</a>. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at <a href="mailto:https://assist.dla.mil">https://assist.dla.mil</a>.

\* 6.4 PIN construction example. The PINs for encapsulated devices are construction using the following form.



\* 6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

PINs for devices of the "TXV" quality level	PINs for devices of the "TXV" quality level with RHA (1)	PINs for devices of the "S" quality level	PINs for devices of the "S" quality level with RHA (1)
JANTXV2N7475T1	JANTXV#2N7475T1	JANS2N7475T1	JANS#2N7475T1
JANTXV2N7476T1	JANTXV#2N7476T1	JANS2N7476T1	JANS#2N7476T1
JANTXV2N7477T1	JANTXV#2N7477T1	JANS2N7477T1	JANS#2N7477T1

<sup>(1)</sup> The number sign (#) represent one of five RHA designators available (M, D, P, L, or R).

6.6 <u>Cross-reference list</u>. The following table shows the generic P/N and its associated military P/N (without JAN and RHA prefix).

Generic P/N	Military P/N
IRHMS57163SE	2N7475T1
IRHMS57260SE	2N7476T1
IRHMS57264SE	2N7477T1

- 6.7 <u>JANC die versions</u>. The JANHC and JANKC die versions of these devices are covered under specification sheet <u>MIL-PRF-19500/741</u>.
  - 6.8 Application data.
- 6.8.1 <u>Manufacturer specific irradiation data</u>. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of <u>MIL-STD-750</u> method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the <u>MIL-STD-750</u> method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table IV) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE IV. Manufacturers characterization conditions.

Manufactures cage	Inspection	MIL-STD-750		Sample
		Method	Conditions	plan
69210 (Applicable to devices with a date code of 30 October 2008 and	SEE <u>1</u> /	1080	See MIL-STD-750E method 1080.0 dated 20 November 2006. See figure 5.	
	Electrical measurements		$I_{\text{GSSF1}}$ , $I_{\text{GSSR1}}$ , and $I_{\text{DSS1}}$ in accordance with table I, subgroup 2	3 devices
	SEE Irradiation:		Fluence = 3E5 ±20 percent ions/cm <sup>2</sup> , flux = 2E3 to 2E4 ions/cm <sup>2</sup> /sec, temperature = 25 ±5°C	
			Surface LET = $38 \text{ MeV-cm}^2/\text{mg} \pm 5\%$ range = $38 \mu \text{m} \pm 7.5\%$ , energy = $300 \text{ MeV} \pm 7.5\%$	
2N7475T1			In situ bias conditions: $V_{DS}$ = 130 V and $V_{GS}$ = -20 V, (typical 3.75 MeV/nucleon at Texas A & M Cyclotron)	
2N747	2N7476T1		In situ bias conditions: $V_{DS}$ = 200 V and $V_{GS}$ = -20 V, (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
2N7477T1			In situ bias conditions: $V_{DS}$ = 250 V and $V_{GS}$ = -20 V, (nominal 3.86 MeV/nucleon at Brookhaven National Lab Accelerator)	
			Surface LET = 61 MeV-cm <sup>2</sup> /mg $\pm$ 5%, range = 31 $\mu$ m $\pm$ 10%, energy = 330 MeV $\pm$ 7.5%	
2N7475T1 2N7476T1 2N7477T1	2N7475T1		In situ bias conditions: $V_{DS} = 130 \text{ V}$ and $V_{GS} = -10 \text{ V}$ , $V_{DS} = 100 \text{ V}$ and $V_{GS} = -15 \text{ V}$ , $V_{DS} = 50 \text{ V}$ and $V_{GS} = -20 \text{ V}$ ,	
			(typical 2.70 MeV/nucleon at Texas A & M Cyclotron)	
	2N7476T1		In situ bias conditions: $V_{DS} = 200 \text{ V}$ and $V_{GS} = -10 \text{ V}$ , $V_{DS} = 185 \text{ V}$ and $V_{GS} = -15 \text{ V}$ , $V_{DS} = 120 \text{ V}$ and $V_{GS} = -20 \text{ V}$ ,	
			(nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7477T1		In situ bias conditions: $V_{DS} = 250 \text{ V}$ and $V_{GS} = -15 \text{ V}$ , $V_{DS} = 240 \text{ V}$ and $V_{GS} = -20 \text{ V}$ ,	
			(nominal 2.92 MeV/nucleon at Brookhaven National Lab Accelerator)	

See footnotes at end of table.

TABLE IV. Manufacturers characterization conditions – Continued.

Manufactures Inspection cage		MIL-STD-750		Sample
	Inspection	Method	Conditions	plan
			Surface LET = 84 MeV-cm <sup>2</sup> /mg ±5%, range = 28 μm ±7.5%, energy = 350 MeV ±7.5%	
	2N7475T1		In situ bias conditions: $V_{DS}$ = 130 V and $V_{GS}$ = 0 V, $V_{DS}$ = 120 V and $V_{GS}$ = -5 V, $V_{DS}$ = 30 V and $V_{GS}$ = -10 V, (typical 1.89 MeV/nucleon at Texas A & M Cyclotron)	
	2N7476T1		In situ bias conditions: $V_{DS} = 200 \text{ V}$ and $V_{GS} = -5\text{ V}$ , $V_{DS} = 150 \text{ V}$ and $V_{GS} = -10 \text{ V}$ , $V_{DS} = 50 \text{ V}$ and $V_{GS} = -15 \text{ V}$ , $V_{DS} = 25 \text{ V}$ and $V_{GS} = -20 \text{ V}$ , (nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator)	
	2N7477T1		In situ bias conditions: $V_{DS}=250~V$ and $V_{GS}=-5V$ , $V_{DS}=225~V$ and $V_{GS}=-10~V$ , $V_{DS}=175~V$ and $V_{GS}=-15~V$ , $V_{DS}=50~V$ and $V_{GS}=-20~V$ , (nominal 1.98 MeV/nucleon at Brookhaven National Lab Accelerator)	
	Electrical measurements		$I_{\text{GSSF1}},I_{\text{GSSR1}},\text{and}I_{\text{DSS1}}$ in accordance with table I, subgroup 2	

Upon qualification, all manufacturers will provide the verification test conditions to be added to this table.

<sup>1/</sup> I<sub>GSSF1</sub>, I<sub>GSSR1</sub>, and I<sub>DSS1</sub> was examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.

<sup>6.9 &</sup>lt;u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR Navy - EC Air Force - 85 NASA - NA DLA - CC Preparing activity: DLA - CC

(Project 5961-2014-140)

Review activity: Air Force - 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="https://assist.dla.mil/">https://assist.dla.mil/</a>.