The documentation and process conversion measures necessary to comply with this revision shall be completed by 21 September 2013.

INCH-POUND

MIL-PRF-19500/663F 21 June 2013 SUPERSEDING MIL-PRF-19500/663E 23 February 2013

#### PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, FIELD EFFECT RADIATION HARDENED TRANSISTORS, N-CHANNEL, SILICON, TYPES 2N7431, 2N7432, AND 2N7433, JANTXVR, F, G, AND H; AND JANSR, F, G, AND H

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

#### 1. SCOPE

- 1.1 <u>Scope</u>. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, radiation hardened, power transistor. Two levels of product assurance are provided for each device type specified in MIL-PRF-19500, with avalanche energy maximum rating (EAS) and maximum avalanche current (IAS). See 6.5 for JANHC and JANKC die versions.
  - 1.2 Physical dimensions. See figure 1, TO-254AA.
  - 1.3 Maximum ratings. Unless otherwise specified,  $T_C = +25$ °C.

Туре	P <sub>T</sub> (1) T <sub>C</sub> = +25°C	P <sub>T</sub> T <sub>A</sub> = +25°C	R <sub>θ</sub> JC (2)	V <sub>DS</sub>	V <sub>DG</sub>	VGS	I <sub>D1</sub> (3) (4)	I <sub>D2</sub> T <sub>C</sub> = +100°C (3) (4)	IS	I <sub>DM</sub>	T <sub>J</sub> and TSTG
	<u>W</u>	<u>W</u>	<u>°C/W</u>	V dc	V dc	V dc	A dc	A dc	A dc	A(pk)	<u>°C</u>
2N7431 2N7432 2N7433	250 250 250	3.0 3.0 3.0	0.5 0.5 0.5	60 100 200	60 100 200	±20 ±20 ±20	35.0 35.0 35.0	35.0 35.0 25.0	35.0 35.0 35.0	140 140 140	-55 to +150

- (1) Derate linearly by 2.0 W/°C for  $T_C > +25$ °C.
- (2) See figure 2, thermal impedance curves.
- (3) The following formula derives the maximum theoretical I<sub>D</sub> limit. I<sub>D</sub> is limited by package and internal wires and may be limited by pin diameter:

$$I_{\rm D} = \sqrt{\frac{T_{\rm JM} - T_{\rm C}}{\left(\ R_{\rm \theta JC}\ \right) x \left(\ R_{\rm DS} \left(\ on\ \right) \ at\ T_{\rm JM}\ \right)}}$$

(4) See figure 3, maximum drain current graph.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A FSC 5961

### 1.4 Primary electrical characteristics at T<sub>c</sub> = +25°C.

Туре	Min V(BR)DSS VGS = 0	$V_{GS(TH)1}$ $V_{DS} \ge V_{GS}$ $I_{D} = 1.0$		Max I <sub>DSS1</sub> V <sub>GS</sub> = 0 V <sub>DS</sub> = 80		S(ON) (1) 12 V dc	E <sub>AS</sub> at I <sub>D1</sub>	IAS
	I <sub>D</sub> = 1.0 mA dc	mA	dc	percent of rated V <sub>DS</sub>	T <sub>J</sub> = +25°C at I <sub>D2</sub>	T <sub>J</sub> = +150°C at I <sub>D2</sub>		
	V dc	V dc		μA dc	ohm_	<u>ohm</u>	<u>mJ</u>	<u>A</u>
2N7431 2N7432 2N7433	60 100 200	2.0 2.0 2.0 2.0	4.0 4.0 4.0 4.0	25 25 25	0.021 0.045 0.070	0.040 0.105 0.175	500 500 500	35.0 35.0 35.0

(1) Pulsed (see 4.5.1).

#### 2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

## 2.2 Government documents.


2.2.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

# DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

- \* (Copies of these documents are available online at <a href="http://quicksearch.dla.mil">https://assist.dla.mil</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
  - 2.3 <u>Order of precedence</u>. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.



		Dime	ensions							
Ltr	Incl	nes	Millir	neters	Notes					
	Min	Max	Min	Max						
BL	.535 .545		13.59	13.84						
СН	.249 .260		6.32	6.60						
LD	.035 .045		0.89	1.14						
LL	.510 .570		12.95	14.48	3					
LO	.150	BSC	3.81	BSC						
LS	.150	BSC	3.81	3.81 BSC						
MHD	.139	.149	3.53	3.78						
МНО	.665	.685	16.89	17.40						
TL	.790	.800	20.07	20.32	4					
TT	.040	.050	1.02	1.27						
TW	.535	.545	13.59	13.84	4					
Term 1		Drain								
Term 2		Source								
Term 3		G	ate							

# NOTES:

- 1. Dimensions are in inches.
- Millimeters are given for general information only.
   Protrusion thickness of ceramic eyelets included in dimension LL.
- 4. All terminals are isolated from case.
- 5. In accordance with ASME Y14.5M, diameters are equivalent to  $\phi x$  symbology.

FIGURE 1. Physical dimensions for TO-254AA.

#### 3. REQUIREMENTS

- 3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.
- 3.2 <u>Qualification</u>. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).
- 3.3 <u>Abbreviations, symbols, and definitions</u>. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

I<sub>AS</sub> ....... Rated avalanche current, nonrepetitive nC ...... nano Coulomb.

- 3.4 Interface and physical dimensions. The Interface and physical dimensions shall be as specified in MIL-PRF-19500, figure 1 (TO-254AA) herein. Methods used for electrical isolation of the terminals shall employ materials that contain a minimum of 90 percent  $Al_2O_3$  (ceramic).
- 3.4.1 <u>Lead formation and finish</u>. Lead finish shall be solderable in accordance with MIL-STD-750, MIL-PRF-19500 and herein. Where a choice of finish is desired, it shall be specified in the acquisition document (see 6.2). When lead formation is performed, as a minimum, the vendor shall perform 100 percent hermetic seal in accordance with screen 14 of MIL-PRF-19500 and 100 percent dc testing in accordance with table I, subgroup 2 herein.
  - 3.4.2 <u>Internal construction</u>. Multiple chip construction is not permitted in this specification.
- 3.5 <u>Marking</u>. Marking shall be in accordance with <u>MIL-PRF-19500</u>. At the option of the manufacturer, marking of the country of origin may be omitted from the body of the transistor but shall be retained on the initial container.
- 3.6 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.
- 3.7 <u>Electrostatic discharge protection</u>. The devices covered by this specification require electrostatic discharge protection.
- 3.7.1 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to the accumulation of static charge. However, the following handling practices are recommended (see 3.7).
- a. Devices shall be handled on benches with conductive handling devices.
  - b. Ground test equipment, tools, and personnel handling devices.
  - c. Do not handle devices by the leads.
  - d. Store devices in conductive foam or carriers.
  - e. Avoid use of plastic, rubber, or silk in MOS areas.
  - f. Maintain relative humidity above 50 percent if practical.
  - g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.
  - h. Gate must be terminated to source,  $R \le 100 \text{ k}\Omega$ , whenever bias voltage is to be applied drain to source.
- 3.8 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.9 <u>Workmanship</u>. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

### 4. VERIFICATION

- 4.1 <u>Classification of inspections</u>. The inspection requirements specified herein are classified as follows:
  - a. Qualification inspection (see 4.2).
  - b. Screening (see 4.3).
  - c. Conformance inspection (see 4.4 and tables I and II).
- 4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500.
- 4.2.1 <u>Group E qualification</u>. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.
- 4.2.1.1 <u>Single event effects (SEE)</u>. SEE shall be performed at initial qualification and after process or design changes which may affect radiation hardness (see <u>table III</u> and <u>table IV</u>). Upon qualification, manufacturers shall provide the verification test conditions from section 5 of method 1080 of <u>MIL-STD-750</u> that were used to qualify the device for inclusion into section 6 of the slash sheet. End-point measurements shall be in accordance with <u>table II</u>. SEE characterization data shall be made available upon request of the qualifying or acquiring activity.

\* 4.3 <u>Screening (JANS and JANTXV levels only)</u>. Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV	Measur	ement
of MIL-PRF-19500) (1) (2)	JANS level	JANTXV levels
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750, E <sub>AS</sub> (see 4.3.2)	Method 3470 of MIL-STD-750, E <sub>AS</sub> (see 4.3.2)
(3) 3c	Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3)	Method 3161 of MIL-STD-750, thermal impedance, (see 4.3.3)
9	Subgroup 2 of table I herein I <sub>DSS1</sub> , I <sub>GSSF1</sub> , I <sub>GSSR1</sub>	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	$\begin{split} &I_{\text{GSSF1}},I_{\text{GSSR1}},I_{\text{DSS1}},r_{\text{DS}(\text{ON})1},V_{\text{GS}(\text{TH})1},\\ &\text{subgroup 2 of table I herein.}\\ &\Delta I_{\text{GSSF1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial}\\ &\text{value, whichever is greater.}\\ &\Delta I_{\text{GSSR1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}\\ &\Delta I_{\text{DSS1}} = \pm 10 \mu\text{A dc or } \pm 100 \text{ percent of initial}\\ &\text{value, whichever is greater.} \end{split}$	I <sub>GSSF1</sub> , I <sub>GSSR1</sub> , I <sub>DSS1</sub> , r <sub>DS(ON)1</sub> , V <sub>GS(TH)1</sub> , subgroup 2 of table I herein.
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13	Subgroups 2 and 3 of table I herein. $\Delta I_{\text{GSSF1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial} \\ \text{value, whichever is greater.} \\ \Delta I_{\text{GSSR1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.} \\ \Delta I_{\text{DSS1}} = \pm 10  \mu\text{A dc or } \pm 100 \text{ percent of initial value, whichever is greater.} \\ \Delta I_{\text{DS}(ON)1} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)1}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)1}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)2}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)2}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20 \text{ percent of initial value.} \\ \Delta V_{\text{GS(TH)3}} = \pm 20  perc$	Subgroups 2 and 3 of table I herein. $\Delta l_{\text{GSSF1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta l_{\text{GSSR1}} = \pm 20 \text{ nA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta l_{\text{DSS1}} = \pm 10 \text{ µA dc or } \pm 100 \text{ percent of initial value, whichever is greater.}$ $\Delta r_{\text{DS(ON)1}} = \pm 20 \text{ percent of initial value.}$ $\Delta V_{\text{GS(TH)1}} = \pm 20 \text{ percent of initial value.}$
17	Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein.	Method 1081 of MIL-STD-750 (see 4.3.4), Endpoints: Subgroup 2 of table I herein.

<sup>(1)</sup> At the end of the test program,  $I_{GSSF1}$ ,  $I_{GSSR1}$ , and  $I_{DSS1}$  are measured.

<sup>(2)</sup> An out-of-family program to characterize I<sub>GSSF1</sub>, I<sub>GSSR1</sub>, I<sub>DSS1</sub>, and V<sub>GS(th)1</sub> shall be invoked.

<sup>(3)</sup> Shall be performed anytime after temperature cycling, screen 3a; JANTXV level does not need to be repeated in screening requirements.

- 4.3.1 Gate stress test. Apply  $V_{GS} = 30 \text{ V}$  minimum for  $t = 250 \,\mu\text{s}$  minimum. 4.3.2 Single pulse avalanche energy EAS. Peak current ( $I_{AS}$ ) ......  $I_{AS} = I_{D1}$ . b. Peak gate voltage (V<sub>GS</sub>)...... 12 V. Gate to source resistor (R<sub>GS</sub>) ......  $25\Omega \le R_{GS} \le 200\Omega$ . c. Initial case temperature (T<sub>C</sub>) ......+25°C +10°C, -5°C. Inductance ......  $L = (2E_{AS}/(I_{D1})^2)^*((V_{BR}-V_{DD})/V_{BR}) \text{ mH minimum.}$ f. Number of pulses to be applied ...... 1 pulse minimum. g. 4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I<sub>M</sub>, I<sub>H</sub>, t<sub>BW</sub>, (and V<sub>H</sub> where appropriate). Measurement delay time ( $t_{MD}$ ) = 70  $\mu$ s max. See table III, group E, subgroup 4 herein. 4.3.4 Dielectric withstanding voltage. a. Magnitude of test voltage......900 V dc.
  - d. Method of connection......Mechanical.

b. Duration of application of test voltage......15 seconds (min).

- e. Kilovolt-ampere rating of high voltage source..........1,200V /1.0 mA (min).
- f. Maximum leakage current......1.0 mA.
- g. Voltage ramp up time......500V /second.
- 4.4 <u>Conformance inspection</u>. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein.

Points of application of test voltage......All leads to case (bunch connection).

- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein. End-point electrical measurements shall be in accordance with table I, subgroup 2 herein.
- 4.4.2 <u>Group B inspection</u>. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500, and herein. End-point electrical measurements shall be in accordance with table I, subgroup 2 herein.

\* 4.4.2.1 Group B inspection, table E-VIA (JANS) of MIL-PRF-19500.

	<u>Subgroup</u>	<u>Method</u>	Condition
	В3	1051	Test condition G, 100 cycles.
	В3	2075	See 3.4.2.
	В3	2077	SEM qualification may be performed anytime prior to lot formation.
*	B4	1042	Test condition D. The heating cycle shall be 30 seconds minimum.
	B5	1042	Accelerated steady-state gate bias, condition B, $V_{GS}$ = rated, $T_A$ = +175°C, t = 24 hours minimum.
	B5	1042	Accelerated steady-state reverse bias, condition A, $V_{DS}$ = rated, $T_{A}$ = +175°C, $t$ = 120 hours minimum.
	B5	2037	Bond strength; test condition D.

## 4.4.2.2 Group B inspection, table E-VIB (JANTXV) of MIL-PRF-19500.

<u>Subgroup</u>	Method	Condition
B2	1051	Test condition G, 25 cycles.
В3	1042	Test condition D, 2,000 cycles. The heating cycle shall be 30 seconds minimum.
В3	2037	Test condition D. All internal bond wires for each device shall be pulled separately.

4.4.3 <u>Group C inspection</u>. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of <u>MIL-PRF-19500</u> and as follows. Electrical measurements (end-points) shall be in accordance with the applicable of table I, subgroup 2 herein.

<u>Subgroup</u>	Method	Condition
C2	2036	Test condition A, weight = 10 pounds; t = 15 s.
C5	3161	See 4.3.3, $R_{\theta}JC(max) = 0.50^{\circ}C/W$ .
C6	1042	Test condition D. The heating cycle shall be 30 seconds minimum.

- 4.4.4 <u>Group D Inspection</u>. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III herein. Electrical measurements (endpoints) shall be in accordance with table I, subgroup 2 herein.
  - 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.
  - 4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

TABLE I. Group A inspection.

Inspection 1/		MIL-STD-750	Symbol	Li	mits	Unit
· –	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.3	$z_{ heta JC}$			°C/W
Breakdown voltage, drain to source 2N7431 2N7432 2N7433	3407	V <sub>G</sub> S = 0 V, I <sub>D</sub> = 1 mA dc, bias condition C	V(BR)DSS	60 100 200		V dc V dc V dc
Gate to source voltage threshold	3403	$V_{DS} \ge V_{GS}$ , $I_{D} = 1 \text{ mA dc}$	V <sub>GS</sub> (TH)1	2.0	4.0	V dc
Gate current	3411	V <sub>GS</sub> = +20 V dc, bias condition C, V <sub>DS</sub> = 0	I <sub>GSSF1</sub>		+ 100	nA dc
Gate current	3411	V <sub>GS</sub> = -20 V dc, bias condition C, V <sub>DS</sub> = 0	IGSSR1		- 100	nA dc
Drain current	3413	V <sub>GS</sub> = 0 V dc, Bias condition C V <sub>DS</sub> = 80 percent of rated V <sub>DS</sub>	I <sub>DSS1</sub>		25	μA dc
Static drain to source on-state resistance	3421	V <sub>GS</sub> = 12 V dc, condition A pulsed (see 4.5.1), I <sub>D</sub> = I <sub>D2</sub>	rDS(on)1			
2N7431 2N7432 2N7433					0.021 0.045 0.070	ohm ohm ohm
Static drain to source on-state resistance	3421	$V_{GS} = 12 \text{ V dc}$ , condition A pulsed (see 4.5.1), $I_D = I_{D1}$	rDS(on)2			
2N7431 2N7432 2N7433					0.021 0.045 0.077	ohm ohm ohm
Forward voltage	4011	Pulsed (see 4.5.1), I <sub>D</sub> = I <sub>D1</sub> ,	V <sub>SD</sub>			
2N7431 2N7432 2N7433		V <sub>G</sub> S = 0 V dc			1.5 1.8 1.8	V dc V dc V dc

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/		MIL-STD-750	Symbol	Li	mits	Unit
· <del>-</del>	Method	Conditions		Min	Max	
Subgroup 3						
High temperature operation:		$T_{C} = T_{J} = +125^{\circ}C$				
Gate current	3411	$V_{GS} = +20$ and $-20$ V dc, bias condition C, $V_{DS} = 0$	lGSS2		± 200	nA dc
Drain current	3413	V <sub>GS</sub> = 0 V; bias condition C, V <sub>DS</sub> = 80 percent of rated V <sub>DS</sub>	IDSS2		0.25	mA dc
Static drain to source on-state resistance	3421	$V_{GS} = 12 \text{ V dc}$ , condition A pulsed (see 4.5.1), $I_D = I_{D2}$	rDS(on)3			
2N7431 2N7432 2N7433					0.034 0.089 0.140	ohm ohm ohm
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$ , $I_{D} = 1$ mA dc	V <sub>GS(TH)2</sub>	1.0		V dc
Low temperature operation:		T <sub>C</sub> = T <sub>J</sub> = -55°C				
Gate to source voltage (threshold)	3403	$VDS \ge VGS$ , $I_D = 1$ mA dc	VGS(TH)3		5.0	V dc
Subgroup 4						
Forward transconductance	3475	I <sub>D</sub> = rated I <sub>D2</sub> , V <sub>DD</sub> = 15 V (see 4.5.1)	9FS			
2N7431 2N7432 2N7433				18 16 9		S S S
Switching time test	3472	$I_D = I_{D1}$ , $V_{GS} = 12$ V dc, $R_G = 2.35 \Omega$ , $V_{DD} = 50$ percent of rated $V_{DS}$				
Turn-on delay time 2N7431 2N7432 2N7433			<sup>†</sup> d(on)		27 35 50	ns ns ns
Rise time 2N7431 2N7432 2N7433			t <sub>r</sub>		120 150 200	ns ns ns
Turn-off delay time 2N7431 2N7432 2N7433			<sup>†</sup> d(off)		120 150 200	ns ns ns

See footnotes at end of table.

TABLE I. Group A inspection - Continued.

Inspection 1/		MIL-STD-750	Symbol	Li	mits	Unit	
	Method	Conditions	,	Min	Max		
Subgroup 4 - Continued Fall time 2N7431 2N7432 2N7433			t <sub>f</sub>		100 130 130	ns ns ns	
Subgroup 5							
Safe operating area test (high voltage)	3474	See figures 4, 5, and 6; $t_p = 10$ ms minimum, $V_{DS} = 80$ percent of maximum rated $V_{DS}$ , $(V_{DS} \le 200)$					
Electrical measurements		See table I, subgroup 2					
Subgroup 6							
Not applicable							
Subgroup 7							
Gate charge	3471	Condition B					
On-state gate charge 2N7431 2N7432 2N7433			Q <sub>g(on)</sub>		270 310 290	nC nC nC	
Gate to source charge 2N7431 2N7432 2N7433			Q <sub>gs</sub>		60 53 42	nC nC nC	
Gate to drain charge 2N7431 2N7432 2N7433			Q <sub>gd</sub>		110 110 120	nC nC nC	
Reverse recovery time	3473	di/dt $\leq$ 100 A/ $\mu$ s, V <sub>DD</sub> $\leq$ 50 V, condition A. I <sub>D</sub> = I <sub>D1</sub>	t <sub>rr</sub>				
2N7431 2N7432 2N7433					360 520 820	ns ns ns	

<sup>1/</sup> For sampling plan, see MIL-PRF-19500.
2/ This test required for the following end-point measurements only: Group B, subgroups 3 and 4 (JANS).

Group B, subgroups 2 and 3 (JANTXV). Group C, subgroups 2 and 6. Group E, subgroup 1.

TABLE II. Group D inspection.

	-	MIL-STD-750		Pr	e-irradi	ation lin	nits	Р				
Inspection <u>1</u> / <u>2</u> / <u>3</u> /	Method	Conditions	Symbol	F	₹		and H <u>1</u> /	F	₹	F, G	, and H <u>4</u> /	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
Subgroup 1												
Not applicable												
Subgroup 2		T <sub>C</sub> = +25°C										
Steady-state total dose irradiation (V <sub>GS</sub> bias) <u>5</u> /	1019	V <sub>GS</sub> = 12 V, V <sub>DS</sub> = 0										
Steady-state total dose irradiation (V <sub>DS</sub> bias) <u>5</u> /	1019	$V_{DS} = 80$ percent of rated $V_{DS}$ (pre-irradiation) $V_{GS} = 0$										
Pre and post electricals:												
Breakdown voltage, drain to source	3407	Bias condition C, V <sub>DS</sub> = 0, I <sub>D</sub> = 1 mA	V <sub>(BR)DSS</sub>									
2N7431 2N7432 2N7433				60 100 200		60 100 200		60 100 200		60 100 200		V dc V dc V dc
Gate to source voltage (threshold)	3403	$V_{DS} \ge V_{GS}$	V <sub>GS(th)1</sub>									
2N7431 2N7432 2N7433				2.0 2.0 2.0	4.0 4.0 4.0	2.0 2.0 2.0	4.0 4.0 4.0	2.0 2.0 2.0	4.0 4.0 4.0	1.25 1.25 1.25	4.5 4.5 4.5	V dc V dc V dc
Gate current	3411	Bias condition C, $V_{GS} = 20 \text{ V},$ $V_{DS} = 0$	I <sub>GSSF1</sub>		100		100		100		100	nA dc
Gate current	3411	Bias condition C, $V_{GS} = -20 \text{ V},$ $V_{DS} = 0$	I <sub>GSSR1</sub>		-100		-100		-100		-100	nA dc
Drain current	3413	Bias condition C, $V_{GS} = 0$ , $V_{DS} = 80$ percent of rated $V_{DS}$ (pre- irradiation)	I <sub>DSS1</sub>		25		25		25		50	μA dc

See footnotes at end of table.

TABLE II. Group D inspection - Continued.

	M	IL-STD-750		Pre-irradiatio			tion limits		Post-irradiation limits			
Inspection <u>1</u> / <u>2</u> / <u>3</u> /	Method	Conditions	Symbol	Symbol R F, G, and H 4/		R		F, G, and H <u>4</u> /		Unit		
				Min	Max	Min	Max	Min	Max	Min	Max	
Static drain to source on-state voltage	3405	V <sub>GS</sub> = 12 V, condition A, pulsed (see 4.5.1), I <sub>D</sub> = I <sub>D2</sub>	V <sub>DS(on)1</sub>									
2N7431 2N7432 2N7433		10 = 102			.735 1.575 1.750		.735 1.575 1.750		.735 1.575 1.750		1.050 2.170 2.750	V dc V dc V dc
Forward voltage source to drain diode	4011	$V_{GS} = 0, I_D = I_{D1}$	V <sub>SD</sub>									
2N7431 2N7432 2N7433					1.5 1.8 1.8		1.5 1.8 1.8		1.5 1.8 1.8		1.5 1.8 1.8	V dc V dc V dc

- For sampling plan see MIL-PRF-19500.
- 1/ For sampling plan see MIL-PRF-19500.
   2/ Group D qualification may be performed prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheet utilizing the same die design.
- 3/ At the manufacturer's option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.

  4/ The H designation represents devices which pass end-points at all R, F, G, and H designated total-ionizing-
- dose (TID) levels.
- 5/ Separate samples shall be pulled for each bias.

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection		Sample		
	Method	Conditions	plan	
Subgroup 1			45 devices c = 0	
Temperature cycling	1051	Condition G, 500 cycles	<b>0</b> – <b>0</b>	
Hermetic seal Fine leak Gross leak	1071			
Electrical measurements		See table I, subgroup 2		
Subgroup 2 1/			45 devices c = 0	
Steady-state reverse bias	1042	Condition A, 1,000 hours	C = 0	
Electrical measurements		See table I, subgroup 2		
Steady-state gate bias	1042	Condition B, 1,000 hours		
Electrical measurements		See table I, subgroup 2		
Subgroup 4			Sample size N/A	
Thermal impedance curves		See MIL-PRF-19500.	IV/A	
Subgroup 10			22 devices c = 0	
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	0-0	
Subgroup 11				
SEE <u>2</u> / <u>3</u> /	1080	See MIL-STD-750 method 1080 and 6.2.		

 <sup>1/</sup> A separate sample for each test shall be pulled.
 2/ Group E qualification of SEE effect testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.

<sup>3/</sup> Device qualification to a higher level LET is sufficient to qualify all lower level LETs




FIGURE 2. Thermal impedance curves.




FIGURE 3. Maximum drain current versus case temperature graph (all devices).

# 2N7431




FIGURE 4. Safe operating area graph.

# 2N7432




FIGURE 5. Safe operating area graph.

## 2N7433




FIGURE 6. Safe operating area graph.

#### 5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

### 6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

- 6.1 <u>Intended use</u>. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
  - 6.2 Acquisition requirements. Acquisition documents should specify the following:
    - a. Title, number, and date of this specification.
    - b. Packaging requirements (see 5.1).
    - Lead formation and finish (see 3.4.1).
    - d. Product assurance level and type designator.
    - e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract or order.
    - If specific SEE characterization conditions are desired (see section 6.6 and table IV), manufacturer's cage code should be specified in the contract or order.
    - g. If SEE testing data is desired, it should be specified in the contract or order.
- 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

6.4 <u>Substitution information</u>. Devices covered by this specification are substitutable for the manufacturer's and user's Part or Identifying Number (PIN). This information in no way implies that manufacturer's PIN's are suitable for the military PIN.

Preferred types Military PIN	Commercial PIN (1)
	TO254AA
2N7431 2N7432 2N7433	IRHM_064 IRHM_160 IRHM_260

(1) IRHM7: 100k Rad (Si) IRHM3: 300k Rad (Si) IRHM4: 600k Rad (Si) IRHM8: 1,000k Rad (Si)

6.5 <u>JANC die versions</u>. The JANHC and JANKC die versions of these devices are covered under specification sheet <u>MIL-PRF-19500/657</u>.

### 6.6 Application data.

6.6.1 <u>Manufacturer specific irradiation data</u>. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of <u>MIL-STD-750</u> method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the version of method 1080 qualified to, the <u>MIL-STD-750</u> method 1080 revision version date and conditions used by each manufacturer for characterization have been listed here (see table IV) for information only. SEE conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

TABLE IV. Manufacturers characterization conditions.

Manufactures CAGE	Inspection	MIL-STD-750			
		Method	Conditions	Sample plan	
No manufacturers are currently qualified to the SEE requirements	SEE 1/ Electrical measurements Electrical measurements	1080	See MIL-STD-750E method 1080 $I_{GSSF1}$ , $I_{GSSR1}$ , and $I_{DSS1}$ in accordance with table I, subgroup 2 $I_{GSSF1}$ , $I_{GSSR1}$ , and $I_{DSS1}$ in accordance with table I, subgroup 2	3 devices	
Upon qualification, all manufacturers will provide the verification test conditions to be added to this table.					

I/ I<sub>GSSF1</sub>, I<sub>GSSR1</sub>, and I<sub>DSS1</sub> was examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.

6.7 <u>Changes from previous issue</u>. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:

Army - CR
Navy - EC
Air Force - 85
NASA - NA

Preparing activity:
DLA - CC
(Project - 5961-2013-008)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at <a href="https://assist.dla.mil/">https://assist.dla.mil/</a>.

DLA - CC