


Simplified outline

TO-252



Description

Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

Features

- Blocking voltage to 800 V
- On-state RMS current to 8 A
- Ultra low gate trigger current

Symbol



Applications

- Motor control
- Industrial and domestic lighting
- Heating
- Static switching

Pin	Description
1	cathode
2	anode
3	gate
TAB	anode

SYMBOL	PARAMETER	Value	Unit
V_{DRM}	Repetitive peak off-state voltages 600BG 800BG	600 800	V
$I_{T(RMS)}$	RMS on-state current (full sine wave)	8	A
I_{TSM}	Non-repetitive peak on-state current (full cycle, T_j initial=25°C)	73	A

SYMBOL	PARAMETER	Value	UNIT
$R_{th j-c}$	Junction to case (DC)	20	°C/W
$R_{th j-a}$	Junction to ambient (DC)	70	°C/W

Limiting values in accordance with the Maximum system(IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{DRM} V_{RRM}	Repetitive peak off-state Voltages	600B 800B	-	600 800	V
$I_{T(RMS)}$	RMS on-state current	all conduction angles	-	8	A
$I_{T(AV)}$	Average on-state current	Half sine wave; $\leq 111^\circ\text{C}$		5	A
I_{TSM}	Non-repetitive peak on-state current	Half sine wave; $T_j=25^\circ\text{C}$ prior to surge	$t=10\text{ms}$	70	A
			$t=8.3\text{ms}$	73	A
I^2t	I^2t for fusing	$T=10\text{ms}$ $T_j=25^\circ\text{C}$	-	24.5	A^2S
DI/dt	Critical rate of rise of on-state current	$I_G=2 \cdot I_{GT}$, $tr \leq 100\text{ns}$ $F=60\text{Hz}$ $T_j=125^\circ\text{C}$	-	50	$\text{A}/\mu\text{s}$
I_{GM}	Peak gate current	$T_p=20\mu\text{s}$ $T_j=125^\circ\text{C}$	-	4	A
V_{RGM}	Peak reverse gate voltage		-	5	V
P_{GM}	Peak gate power		-	5	W
$P_{G(AV)}$	Average gate power	Over any 20 ms period	-	1	W
T_{stg}	Storage temperature		-40	150	$^\circ\text{C}$
T_j	Operating junction Temperature		-	125^2	$^\circ\text{C}$

 $T_j = 25^\circ\text{C}$ unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Static characteristics						
I_{GT}	Gate trigger current	$V_D=12\text{V}$; $R_L=140\Omega$	-	-	200	μA
V_{GT}	Gate trigger voltage	$V_D=12\text{V}$; $R_L=140\Omega$	-	-	0.8	V
V_{GD}		$V_D=V_{DRM}$; $R_L=3.3\text{k}\Omega$ $R_{GK}=220\Omega$ $T_j=125^\circ\text{C}$	-	-	0.1	V
I_L	Latching current	$I_G=1\text{mA}$, $R_{GK}=1\text{k}\Omega$	-	-	6	mA
I_H	Holding current	$I_T=50\text{mA}$, $R_{GK}=1\text{k}\Omega$	-	-	5	mA
V_{TO}	Threshold voltage	$T_j=125^\circ\text{C}$	-	-	0.85	V
Rd	Dynamic resistance	$T_j=125^\circ\text{C}$	-	-	46	$\text{m}\Omega$

Dynamic Characteristics

D_V/dt	Critical rate of rise of Off-state voltage	$V_D=65\% V_{DRM}$; $R_{GK}=220\Omega$; $T_j=125^\circ\text{C}$	5	-	-	$\text{V}/\mu\text{s}$
V_{RG}		$I_{RG}=10\mu\text{A}$	8	-	-	V
V_{TM}		$I_{TM}=16\text{A}$ $t_p=380\mu\text{s}$	-	-	1.6	V

Description

Fig. 1: Maximum average power dissipation versus average on-state current.




Fig. 2-1: Average and D.C. on-state current versus case temperature.




Fig. 2-2: Average and D.C. on-state current versus ambient temperature (device mounted on FR4 with recommended pad layout) (DPAK).




Fig. 3-1: Relative variation of thermal impedance junction to case versus pulse duration.




Fig. 3-2: Relative variation of thermal impedance junction to ambient versus pulse duration (recommended pad layout, FR4 PC board for DPAK).





Fig. 4-1: Relative variation of gate trigger current and holding current versus junction temperature for TS8 series.



Description

Fig. 4-2: Relative variation of gate trigger current and holding current versus junction temperature for TN8 & TYN series.




Fig. 6: Relative variation of dV/dt immunity versus gate-cathode resistance (typical values) for TS8 series.




Fig. 8: Surge peak on-state current versus number of cycles. TS8/TN8/TYN.




Fig. 5: Relative variation of holding current versus gate-cathode resistance (typical values) for TS8 series.




Fig. 7: Relative variation of dV/dt immunity versus gate-cathode capacitance (typical values) for TS8 series.






Fig. 9: Non-repetitive surge peak on-state current for a sinusoidal pulse with width $t_p < 10$ ms, and corresponding values of I^2t .



Mechanical Data

TO-252

Dimensions in mm
Net Mass: 0.45 g




NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.235	0.245	5.97	6.22
B	0.250	0.265	6.35	6.73
C	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.180 BSC		4.58 BSC	
H	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.102	0.114	2.60	2.89
L	0.090 BSC		2.29 BSC	
R	0.180	0.215	4.57	5.45
S	0.025	0.040	0.63	1.01
U	0.020	---	0.51	---
V	0.035	0.050	0.89	1.27
Z	0.155	---	3.93	---

STYLE 6:
 PIN 1. MT1
 2. MT2
 3. GATE
 4. MT2

SOLDERING FOOTPRINT



SCALE 3:1 $\left(\frac{\text{mm}}{\text{inches}} \right)$