



## Description

The FIR18N20G uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features

- $V_{DS} = 200V, I_D = 18A$   
 $R_{DS(ON)} < 80m\Omega @ V_{GS}=10V$  (Typ:64mΩ)
- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

## PIN Connection TO-220



## Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

## Marking Diagram



Y = Year  
 A = Assembly Location  
 WW = Work Week  
 FIR18N20 = Specific Device Code

## Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR18N20	FIR18N20G	TO-220	-	-	-

## Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	18	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	13	A
Pulsed Drain Current	$I_{DM}$	72	A
Maximum Power Dissipation	$P_D$	150	W
Single pulse avalanche energy (Note 5)	$E_{AS}$	250	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C

**Thermal Characteristic**

Thermal Resistance,Junction-to-Case(Note 2)	R <sub>θJC</sub>	1	°C/W
---	------------------	---	------

**Electrical Characteristics (TA=25°C unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	200	220	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =200V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2	3	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =15A	-	64	80	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =50V, I <sub>D</sub> =11A	25	-	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, F=1.0MHz		4200		PF
Output Capacitance	C <sub>oss</sub>			163		PF
Reverse Transfer Capacitance	C <sub>rss</sub>			75		PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =100V, I <sub>D</sub> =15A V <sub>GS</sub> =10V, R <sub>GEN</sub> =2.5Ω	-	10	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	18	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	22	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	5	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =100V, I <sub>D</sub> =15A, V <sub>GS</sub> =10V		60		nC
Gate-Source Charge	Q <sub>gs</sub>			19		nC
Gate-Drain Charge	Q <sub>gd</sub>			17		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =11A	-	-	1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>	-	-	-	18	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, IF = 15A di/dt = 100A/μs(Note3)	-	90	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	300	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T<sub>j</sub>=25°C, V<sub>DD</sub>=100V, V<sub>G</sub>=10V, L=0.5mH, R<sub>g</sub>=25Ω

## Test circuit


### 1) E<sub>AS</sub> test Circuits




### 2) Gate charge test Circuit:




### 3) Switch Time Test Circuit:




## Typical Electrical And Thermal Characteristics(Curves)




**Figure 1 Output Characteristics**




**Figure 4 Rdson-JunctionTemperature**




**Figure 2 Transfer Characteristics**








**Figure 5 Gate Charge**



**Figure 3 Rdson- Drain Current**




**Figure 6 Source- Drain Diode Forward**



## Package Dimensions

**TO-220**



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.570	0.620	14.48	15.75
B	0.380	0.405	9.66	10.28
C	0.160	0.190	4.07	4.82
D	0.025	0.035	0.64	0.88
F	0.142	0.161	3.61	4.09
G	0.095	0.105	2.42	2.66
H	0.110	0.155	2.80	3.93
J	0.014	0.025	0.36	0.64
K	0.500	0.562	12.70	14.27
L	0.045	0.060	1.15	1.52
N	0.190	0.210	4.83	5.33
Q	0.100	0.120	2.54	3.04
R	0.080	0.110	2.04	2.79
S	0.045	0.055	1.15	1.39
T	0.235	0.255	5.97	6.47
U	0.000	0.050	0.00	1.27
V	0.045	---	1.15	---
Z	---	0.080	---	2.04

**STYLE 6:**

1. ANODE
2. CATHODE
3. ANODE
4. CATHODE