


IRG7CH80K6BSFM

Features

- Solderable Front Metal
- Low $V_{CE(on)}$ Trench IGBT Technology
- Low Switching Losses
- Maximum Junction Temperature 175 °C
- Short Circuit Rated
- Square RBSOA
- Positive $V_{CE(on)}$ Temperature Coefficient
- Tight Parameter Distribution



Benefits

- High Efficiency in a Wide Range of Applications
- Suitable for a Wide Range of Switching Frequencies due to Low $V_{CE(on)}$ and Low Switching Losses
- Rugged Transient Performance for Increased Reliability
- Excellent Current Sharing in Parallel Operation
- Enables Double side cooling and higher current density
- Eliminates wire bonds and Improves Reliability

Applications

- Medium Power Drives
- UPS
- HEV Inverters
- Welding

Chip Type	V_{CE}	I_{Cn}	Die Size	Package
IRG7CH80K6BSFM	1200V	200A	12 X12 mm ²	Wafer

Mechanical Parameter

Die Size	12.075x12.075	mm ²
Emitter Pad Size (Included Gate Pad)	See Die Drawing	mm ²
Gate Pad Size	Round, 1mm diameter	
Area Total / Active	144/114	
Minimum Street Width	75	µm
Thickness	140	µm
Wafer Size	150	mm
Flat Position	0	Degrees
Maximum-Possible Chips per Wafer	89 pcs	
Passivation Frontside	Silicon Nitride	
Front Metal	Al (4µm), Ti (0.1µm), Ni (0.2µm), Ag (0.6µm)	
Backside Metal	Al (0.1 µm), Ti (0.1 µm), Ni (0.4 µm), Ag (0.6 µm).	
Die Bond	Electrically conductive epoxy or solder	
Reject Ink Dot Size	0.51mm min (black, center)	
Recommended Storage Environment	Store in original container, in dry Nitrogen, <6 months at an ambient temperature of 23°C	

Maximum Ratings

	Parameter	Max.	Units
V_{CE}	Collector-Emitter Voltage, $T_J=25^\circ\text{C}$	1200	V
I_C	DC Collector Current, Limited by T_{JMAX}	①	A
I_{LM}	Clamped Inductive Load Current ④	800	A
V_{GE}	Gate Emitter Voltage	± 30	V
T_J, T_{STG}	Operating Junction and Storage Temperature	-40 to +175	$^\circ\text{C}$

Static Characteristics (Tested on wafers) . $T_J=25^\circ\text{C}$

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	1200	—	—	V	$V_{GE} = 0V, I_C = 250\mu\text{A}$ ⑤
$V_{CE(on)}$	Collector-to-Emitter Saturation Voltage	—	1.16	1.35		$V_{GE} = 15V, I_C = 20A, T_J=25^\circ\text{C}$
$V_{GE(th)}$	Gate-Emitter Threshold Voltage	5.0	—	7.5		$I_C = 7.0\text{mA}, V_{GE} = V_{CE}$
I_{CES}	Zero Gate Voltage Collector Current	—	3.0	25	μA	$V_{CE} = 1200V, V_{GE} = 0V$
I_{GES}	Gate Emitter Leakage Current	—	—	± 400	nA	$V_{CE} = 0V, V_{GE} = 30V$

Electrical Characteristics (Not subject to production test- Verified by design/characterization)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{CE(on)}$	Collector-to-Emitter Saturation Voltage	—	2.15	2.45	V	$V_{GE} = 15V, I_C = 200A, T_J=25^\circ\text{C}$
		—	2.85	3.15		$V_{GE} = 15V, I_C = 200A, T_J=175^\circ\text{C}$
SCSOA	Short Circuit Safe Operating Area	6	—	—	μs	$V_{GE}=15V, V_{CC}=800V, $ ② $R_G=5\Omega, V_P=1200V, T_J=150^\circ\text{C}$
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE				$T_J = 150^\circ\text{C}, I_C = 800A$ $V_{CC} = 960V, V_P = 1200V$ $R_g = 5\Omega, V_{GE} = +20V \text{ to } 0V$
C_{iss}	Input Capacitance	—	24120	—	pF	$V_{GE} = 0V$
C_{oss}	Output Capacitance	—	890	—		$V_{CE} = 25V$
C_{rss}	Reverse Transfer Capacitance	—	510	—		$f = 1.0\text{MHz},$
Q_g	Total Gate Charge (turn-on)	—	920	—	nC	$I_C = 200A$
Q_{ge}	Gate-to-Emitter Charge (turn-on)	—	250	—		$V_{GE} = 15V$
Q_{gc}	Gate-to-Collector Charge (turn-on)	—	430	—		$V_{CC} = 600V$


Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/ characterization)

	Parameter	Min.	Typ.	Max.	Units	Conditions ③
$t_{d(on)}$	Turn-On delay time	—	190	—	ns	$I_C = 200A, V_{CC} = 600V$ $R_G = 5\Omega, V_{GE}=15V$ $T_J = 25^\circ\text{C}$
t_r	Rise time	—	140	—		
$t_{d(off)}$	Turn-Off delay time	—	1010	—		
t_f	Fall time	—	60	—		
$t_{d(on)}$	Turn-On delay time	—	180	—		$I_C = 200A, V_{CC} = 600V$ $R_G = 5\Omega, V_{GE}=15V$ $T_J = 150^\circ\text{C}$
t_r	Rise time	—	150	—		
$t_{d(off)}$	Turn-Off delay time	—	1140	—		
t_f	Fall time	—	80	—		

Notes:

- ① Depending on thermal properties of assembly
- ② Not subject to production test- Verified by design / characterization
- ③ Values influenced by parasitic L and C in measurement
- ④ $V_{CC} = 80\% (V_{CES}), V_{GE} = 20V, L = 28 \mu\text{H}, R_G = 5 \Omega,$ tested in production $I_{LM} \leq 400A$
- ⑤ Refer to AN-1086 for guidelines for measuring $V_{(BR)CES}$ safely

Chip drawing



EMITTER PADS:

Pad - A = 2.23 X 5.00 (.088 X .197)

Pad - B = 2.33 X 5.00 (.091 X .197)

Pad - C = 2.23 X 3.29 (.088 X .130)

GATE PAD:

Pad - D = 1.00 (.039) Diameter

NOTES:

1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).

2. CONTROLLING DIMENSION: (MILLIMETER).

3. LETTER DESIGNATION:

S = SOURCE SK = SOURCE KELVIN E = EMITTER

G = GATE IS = CURRENTSENSE

4. DIMENSIONAL TOLERANCES:

BONDING PADS: < 0.635 TOLERANCE = +/- 0.013
 WIDTH < (.0250) TOLERANCE = +/- (.0005)
 & > 0.635 TOLERANCE = +/- 0.025
 LENGTH > (.0250) TOLERANCE = +/- (.0010)

OVERALL DIE: < 1.270 TOLERANCE = +/- 0.102
 WIDTH < (.050) TOLERANCE = +/- (.004)
 & > 1.270 TOLERANCE = +/- 0.203
 LENGTH > (.050) TOLERANCE = +/- (.008)

5. DIE THICKNESS = 0.14 (.0055)

Additional Testing and Screening

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales.

Shipping

Three shipping options are offered.

- Un-sawn wafer
- Die in waffle pack (consult the IR Die Sales team for availability)
- Die on film (consult the IR Die Sales team for availability)

Tape and Reel is also available for some products. Please consult your local IR sales office or email <http://die.irf.com> for additional information.

Please specify your required shipping option when requesting prices and ordering Die product. If not specified, Un-sawn wafer will be assumed.

Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Un-sawn wafers and singulated die can be stored for up to 12 months when in the original sealed packaging at room temperature (45% +/- 15% RH controlled environment).
- Un-sawn wafers and singulated die that have been opened can be stored when returned to their containers and placed in a Nitrogen purged cabinet, at room temperature (45% +/- 15% RH controlled environment).
- Note: To reduce the risk of contamination or degradation, it is recommended that product not being used in the assembly process be returned to their original containers and resealed with a vacuum seal process.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.
- Die in Surf Tape type carrier tape are intended for immediate use and have a limited shelf life. This is primarily due to the nature of the adhesive tape used to hold the product in the carrier tape cavity. This product can be stored for up to 30 days. This applies whether or not the material has remained in its original sealed container.

Further Information

For further information please contact your local IR Sales office or email your enquiry to <http://die.irf.com>

Data and specifications subject to change without notice.
Qualification Standards can be found on IR's Web site.

International
IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.10/11

www.irf.com