# International Rectifier


# IRGC4273B

#### **Features**

- Low V<sub>CE (ON)</sub> Trench IGBT Technology
- Low Switching Losses
- Maximum Junction Temperature 175 °C
- · Short Circuit Rated
- Square RBSOA
- Positive V<sub>CE (ON)</sub> Temperature Coefficient
- Tight Parameter Distribution
- Integrated Gate Resistor

#### **Benefits**

- High Efficiency in a Wide Range of Applications
- Suitable for a Wide Range of Switching Frequencies due to Low V<sub>CE (ON)</sub> and Low Switching Losses
- Rugged Transient Performance for Increased Reliability
- Excellent Current Sharing in Parallel Operation
- Easier Paralleling with Integrated Gate Resistor



### **Applications**

- Industrial Motor Drive
- Inverters
- UPS
- Welding

Chip Type	V <sub>CE</sub>	I <sub>Cn</sub>	Die Size	Package
IRGC4273B	650V	100A	8.83 x 6.03 mm <sup>2</sup>	Wafer

### **Mechanical Parameter**

Mechanical Parameter		
Die Size	8.83 x 6.03	mm <sup>2</sup>
Minimum Street Width	75	μm
Emiter Pad Size (Included Gate Pad)	See Die Drawing	
Gate Pad Size	0.7 x 1.7	mm <sup>2</sup>
Area Total / Active	53.3 / 40.8	
Thickness	70	μm
Wafer Size	150	mm
Flat Position	0	Degrees
Maximum-Possible Chips per Wafer	269 pcs	
Passivation Frontside	Silicon Nitride	
Front Metal	Al, Si (4µm)	
Backside Metal	Al (0.1μm), Ti (0.1μm), Ni (0.4μm), Ας	g (0.6µm)
Die Bond	Electrically conductive epoxy or s	older
Reject Ink Dot Size	0.25 mm diameter minimum bla	ack

# IRGC4273B

**Maximum Ratings** 

	Parameter	Max.	Units
V <sub>CE</sub>	Collector-Emitter Voltage, T <sub>J</sub> =25°C	650	V
I <sub>c</sub>	DC Collector Current	•	Α
I <sub>LM</sub>	Clamped Inductive Load Current ②	400	Α
$V_{GE}$	Gate Emitter Voltage	± 20	V
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature	-40 to +175	°C

## Static Characteristics (Tested on wafers) @ T<sub>J</sub>=25°C

	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)CES}$	Collector-to-Emitter Breakdown Voltage	650			V	$V_{GE} = 0V, I_D = 100 \mu A$ ③
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.15	1.40		$V_{GE} = 15V, I_D = 20A, T_J = 25^{\circ}C$
$V_{GE(th)}$	Gate-Emitter Threshold Voltage	5.5		7.7		$I_C = 3.3 \text{mA}$ , $V_{GE} = V_{CE}$
I <sub>CES</sub>	Zero Gate Voltage Collector Current		1	15	μΑ	$V_{CE} = 650V, V_{GE} = 0V$
I <sub>GES</sub>	Gate Emitter Leakage Current			± 600	nA	$V_{CE} = 0V, V_{GE} = \pm 20V$
R <sub>GINTERNAL</sub>	Internal Gate Resistance	1.4	1.9	2.4	Ω	

Electrical Characteristics (Not subject to production test- Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>CE(sat)</sub>	Collector-to-Emitter Saturated Voltage		1.6	1.9	V	V <sub>GE</sub> = 15V, I <sub>D</sub> = 100A , T <sub>J</sub> =25°C ⊕
			2.0			$V_{GE} = 15V, I_{D} = 100A, T_{J} = 175^{\circ}C$ (4)
SCSOA	Short Circuit Safe Operating Area	5.5			μs	V <sub>GE</sub> =15V, V <sub>CC</sub> =400V, ⑤
		5.5				R <sub>G</sub> =5.0Ω, V <sub>P</sub> ≤600V,T <sub>J</sub> =150°C
						$T_J = 175^{\circ}C, I_C = 400A$
RBSOA	Reverse Bias Safe Operating Area	FU	LL SQU <i>A</i>	RE		V <sub>CC</sub> = 480V, Vp ≤ 600V
						$Rg = 5.0\Omega$ , $V_{GE} = +20V$ to $0V$
C <sub>iss</sub>	Input Capacitance		6600			$V_{GE} = 0V$
C <sub>oss</sub>	Output Capacitance		340		pF	$V_{CE} = 30V$
C <sub>rss</sub>	Reverse Transfer Capacitance		180			f = 1.0MHz
$Q_g$	Total Gate Charge (turn-on)	_	190	_		I <sub>C</sub> = 100A
Q <sub>ge</sub>	Gate-to-Emitter Charge (turn-on)	_	65	_	nC	V <sub>GE</sub> = 15V
Q <sub>gc</sub>	Gate-to-Collector Charge (turn-on)	_	80	_		$V_{CC} = 400V$

# Switching Characteristics (Inductive Load-Not subject to production test-Verified by design/characterization)

	Parameter	Min.	Тур.	Max.	Units	Conditions 6 0
t <sub>d(on)</sub>	Turn-On delay time		85	_		$I_C = 100A, V_{CC} = 400V$
t <sub>r</sub>	Rise time	_	80	_		$R_{G} = 5.0\Omega, V_{GE} = 15V$
t <sub>d(off)</sub>	Turn-Off delay time	_	185	_		T <sub>J</sub> = 25°C
t <sub>f</sub>	Fall time		35	_	ns	
t <sub>d(on)</sub>	Turn-On delay time		80	_		$I_C = 100A, V_{CC} = 400V$
t <sub>r</sub>	Rise time		80	_		$R_G = 5.0\Omega, V_{GE} = 15V$
t <sub>d(off)</sub>	Turn-Off delay time		220	_		T <sub>J</sub> = 175°C
 t <sub>f</sub>	Fall time	_	45	_		


#### Notes

- $\ensuremath{\mathbb{O}}$  The current in the application is limited by  $T_{JMax}$  and the thermal properties of the assembly.
- $^{\circ}$  V<sub>CC</sub> = 80% (V<sub>CES</sub>), V<sub>GE</sub> = 20V, L = 66 $\mu$ H, R<sub>G</sub> = 5.0 $\Omega$ .
- 4 Die level characterization.
- ⑤ Not subject to production test- Verified by design / characterization.
- © Pulse width limited by max. junction temperature.
- $\ensuremath{\mathfrak{D}}$  Values influenced by parasitic L and C in measurement.

2 www.irf.com

# IRGC4273B

# Chip drawing



www.irf.com 3

IRGC4273B



### **Additional Testing and Screening**

For Customers requiring product supplied as Known Good Die (KGD) or requiring specific die level testing, please contact your local IR Sales.

#### **Shipping**

Three shipping options are offered.

- Un-sawn wafer
- Die in waffle pack (consult the IR Die Sales team for availability)
- Die on film (consult the IR Die Sales team for availability)

Tape and Reel is also available for some products. Please consult your local IR sales office or email <a href="http://die.irf.com">http://die.irf.com</a> for additional information.

Please specify your required shipping option when requesting prices and ordering Die product. If not specified, Un-sawn wafer will be assumed.

### Handling

- Product must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Product must be handled only in a class 10,000 or better-designated clean room environment.
- Singulated die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

### General Wafer/Die Storage

- Proper storage conditions are necessary to prevent product contamination and/or degradation after shipment.
- Un-sawn wafers in the original vacuum sealed packaging can be stored for up to 3 years at a temperature of less than 30° C and less than 30% relative humidity.
- Singulated die and KGD products that have been opened should be kept in their original packaging and transferred to a filtered N2 environment upon immediate opening of packaging in a clean room environment. The storage condition must ensure a less than 30% relative humidity and at a temperature less than 30° C. ESD precautions to EIS-541 should be maintained to ensure safe handling, storage and transportation requirement. Maximum shelf life is 2 years from date of manufacture.
- **Note:** Warning products are sensitive to environmental conditions and should be stored immediately in a N2 filtered environment at <30% relative humidity in original packaging upon receipt of product.
- Sawn wafers on a film frame are intended for immediate use and have a limited shelf life.
- Die in Surf Tape type carrier tape are intended for immediate use and have a limited shelf life. This is
  primarily due to the nature of the adhesive tape used to hold the product in the carrier tape cavity. This
  product can be stored for up to 30 days. This applies whether or not the material has remained in its
  original sealed container.

#### **Further Information**

For further information please contact your local IR Sales office or email your enquiry to http://die.irf.com

Data and specifications subject to change without notice. This product has been designed and qualified for Industrial market.

Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903