

8.0 Amps, 650 Volts

N-CHANNEL MOSFET

DESCRIPTION


These N-Channel enhancement mode power field effect Transistors are produced using planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on - state resistance , provide superior switching performance, and Withstand high energy pulse in the avalanche and commutation mode .These devices are well suited for high efficiency switch mode power supply, electronic lamp ballasts based on half bridge topology.

FEATURES

- * $R_{DS(ON)} = 1.4\Omega @ V_{GS} = 10V$
- * Low gate and reverse transfer Capacitance (C : 12 pF typical)
- * Fast switching capability
- * Avalanche energy tested
- * Improved dv/dt capability, high ruggedness


SYMBOL



ORDERING INFORMATION

Order Number	Package	Pin Assignment			Packing
		1	2	3	
FTK8N65P	TO-220	G	D	S	Tube
FTK8N65F	TO-220F	G	D	S	Tube
FTK8N65DD	TO-263	G	D	S	Reel & Taping

Note: Pin Assignment: G: Gate D: Drain S: Source





FTK8N65P / F / DD

■ ABSOLUTE MAXIMUM RATINGS (T_C = 25°C, unless otherwise specified)

PARAMET		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V _{DSS}	650	V
Gate-Source Voltage		V _{GSS}	±30	V
Avalanche Current (Note 1)		I _{AR}	7.5	A
Continuous Drain Current	T _C = 25°C	I _D	7.5	A
	T _C = 100°C		4.2	
Pulsed Drain Current (Note 1)		I _{DM}	28	A
Avalanche Energy	Single Pulse(Note 2)	E _{AS}	230	mJ
	Repetitive Limited by T _{J(MAX)}	E _{AR}	14.7	mJ
Peak Diode Recovery dv/dt (Note 3)		dv/dt	4.5	V/ns
Power Dissipation (TO-220,TO-263/ TO-220F)	T _C = 25°C	P _D	142 / 48	W
	Derate above 25°C		1.14 / 0.38	
Junction Temperature		T _J	+150	°C
Operating and Storage Temperature		T _{STG}	-55 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ THERMAL DATA

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
Junction-to-Ambient		θ _{JA}			62.5	°C / W
Junction-to-Case	TO-220, TO-263	θ _{Jc}			0.88	
	TO-220F	θ _{Jc}			2.6	

■ ELECTRICAL CHARACTERISTICS (T_C = 25°C, unless Otherwise specified.)

PARAMETER		SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OFF CHARACTERISTICS								
Drain-Source Breakdown Voltage		BV _{DSS}	V _{GS} = 0V, I _D = 250μA	650			V	
Drain-Source Leakage Current		I _{DSS}	V _{DS} = 650V, V _{GS} = 0V			10	μA	
Gate-Body Leakage Current	Forward	I _{GSSF}	V _{GS} = 30V, V _{DS} = 0V			100	nA	
	Reverse	I _{GSSR}	V _{GS} = -30V, V _{DS} = 0V			-100	nA	
Breakdown Voltage Temperature Coefficient		ΔBV _{DSS} / ΔT _J	I _D = 250μA, Referenced to 25°C		0.7		V / °C	
ON CHARACTERISTICS								
Gate Threshold Voltage		V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250μA	2.0		4.0	V	
Static Drain-Source On-Resistance		R _{DS(ON)}	V _{GS} = 10V, I _D = 3.75A			1.4	Ω	
Forward Transconductance		g _{FS}	V _{DS} = 40V, I _D = 3.5A (Note 4)		8.7		S	
DYNAMIC CHARACTERISTICS								
Input Capacitance		C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz		965		pF	
Output Capacitance		C _{OSS}				105		pF
Reverse Transfer Capacitance		C _{RSS}				12		pF
SWITCHING CHARACTERISTICS								
Turn-On Delay Time		t _{D(ON)}	V _{DD} = 300V, I _D = 7A, R _G = 25Ω (Note 4,5)		16		ns	
Turn-On Rise Time		t _r			60		ns	
Turn-Off Delay Time		t _{D(OFF)}			81		ns	
Turn-Off Fall Time		t _f			65		ns	
Total Gate Charge		Q _G			28		nC	
Gate-Source Charge		Q _{GS}	V _{DS} = 480V, I _D = 7A, V _{GS} = 10V (Note 4,5)		5		nC	
Gate-Drain Charge		Q _{GD}			12		nC	



■ **ELECTRICAL CHARACTERISTICS** ($T_J = 25^\circ\text{C}$, unless Otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Drain-Source Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 7.0\text{ A}$			1.5	V
Maximum Continuous Drain-Source Diode Forward Current	I_S				7.5	A
Maximum Pulsed Drain-Source Diode Forward Current	I_{SM}				28	A
Reverse Recovery Time	t_{RR}	$V_{GS} = 0\text{ V}, I_S = 7.0\text{ A},$		400		ns
Reverse Recovery Charge	Q_{RR}	$dI_F/dt = 100\text{ A}/\mu\text{s}$ (Note 4)		4.0		μC

Note:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $L = 19.5\text{mH}, I_{AS} = 7.5\text{A}, V_{DD} = 50\text{V}, R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 7.5\text{A}, di/dt \leq 300\text{A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature




Fig. 1A Peak Diode Recovery dv/dt Test Circuit




Fig. 1B Peak Diode Recovery dv/dt Waveforms

■ TEST CIRCUITS AND WAVEFORMS (Cont.)




Fig. 2A Switching Test Circuit




Fig. 2B Switching Waveforms




Fig. 3A Gate Charge Test Circuit




Fig. 3B Gate Charge Waveform




Fig. 4A Unclamped Inductive Switching Test Circuit




Fig. 4B Unclamped Inductive Switching Waveforms




Figure 1. On-Region Characteristics




Figure 2. Transfet Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Case Temperature




Figure 11. Transient Thermal Response Curve