



# Bias Resistor Transistors

## PNP Silicon Surface Mount Transistors with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC-89 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC-89 package can be soldered using wave or reflow. The modified gull-winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.



### MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted)

| Rating                    | Symbol           | Value | Unit |
|---------------------------|------------------|-------|------|
| Collector-Base Voltage    | V <sub>CBO</sub> | 50    | Vdc  |
| Collector-Emitter Voltage | V <sub>CEO</sub> | 50    | Vdc  |
| Collector Current         | I <sub>C</sub>   | 100   | mAdc |

### THERMAL CHARACTERISTICS

| Characteristic   | Symbol                            | Max         | Unit        |
|--|-----------------------------------|-------------|-------------|
| Total Device Dissipation,<br>FR-4 Board (Note 1.) @ T <sub>A</sub> = 25°C<br>Derate above 25°C | P <sub>D</sub>                    | 200<br>1.6  | mW<br>mW/°C |
| Thermal Resistance, Junction to Ambient (Note 1.)  | R <sub>θJA</sub>                  | 600         | °C/W        |
| Total Device Dissipation,<br>FR-4 Board (Note 2.) @ T <sub>A</sub> = 25°C<br>Derate above 25°C | P <sub>D</sub>                    | 300<br>2.4  | mW<br>mW/°C |
| Thermal Resistance, Junction to Ambient (Note 2.)  | R <sub>θJA</sub>                  | 400         | °C/W        |
| Junction and Storage Temperature Range   | T <sub>J</sub> , T <sub>stg</sub> | -55 to +150 | °C          |

1. FR-4 @ Minimum Pad
2. FR-4 @ 1.0 × 1.0 Inch Pad

### DEVICE MARKING AND ORDERING INFORMATION

| Device    | Marking | Shipping        |
|-----------|---------|-----------------|
| DTA601T1G | 6J      | 3000/Tape&Reel  |
| DTA601T3G | 6J      | 10000/Tape&Reel |






## ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Continued)

| Characteristic  | Symbol                         | Min | Typ | Max  | Unit |
|---|--------------------------------|-----|-----|------|------|
| <b>OFF CHARACTERISTICS</b>  |                                |     |     |      |      |
| Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V, I <sub>E</sub> = 0)                          | I <sub>CB0</sub>               | –   | –   | 100  | nAdc |
| Collector-Emitter Cutoff Current (V <sub>CE</sub> = 50 V, I <sub>B</sub> = 0)                       | I <sub>CEO</sub>               | –   | –   | 500  | nAdc |
| Emitter-Base Cutoff Current<br>(V <sub>BE</sub> = 6.0 V)  | I <sub>EBO</sub>               | –   | –   | 1.5  | mAdc |
| Collector-Base Breakdown Voltage (I <sub>C</sub> = 10 μA, I <sub>E</sub> = 0)                       | V <sub>(BR)CBO</sub>           | 50  | –   | –    | Vdc  |
| Collector-Emitter Breakdown Voltage (Note 3)<br>(I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)       | V <sub>(BR)CEO</sub>           | 50  | –   | –    | Vdc  |
| <b>ON CHARACTERISTICS (Note 3)</b>  |                                |     |     |      |      |
| DC Current Gain<br>(V <sub>CE</sub> = 10 V, I <sub>C</sub> = 5.0 mA)                                | h <sub>FE</sub>                | 15  | 27  | –    |      |
| Collector-Emitter Saturation Voltage (I <sub>C</sub> = 10 mA, I <sub>B</sub> = 1 mA)                | V <sub>CE(sat)</sub>           | –   | –   | 0.25 | Vdc  |
| Output Voltage (on)<br>(V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 2.5 V, R <sub>L</sub> = 1.0 kΩ)   | V <sub>OL</sub>                | –   | –   | 0.2  | Vdc  |
| Output Voltage (off)<br>(V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.25 V, R <sub>L</sub> = 1.0 kΩ) | V <sub>OH</sub>                | 4.9 | –   | –    | Vdc  |
| Input Resistor  | R <sub>1</sub>                 | 3.3 | 4.7 | 6.1  | kΩ   |
| Resistor Ratio  | R <sub>1</sub> /R <sub>2</sub> | 0.8 | 1.0 | 1.2  |      |

3. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%


## SC-89



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
4. 463C-01 OBSOLETE, NEW STANDARD 463C-02.

| DIM | MILLIMETERS |      |      | INCHES   |       |       |
|-----|-------------|------|------|----------|-------|-------|
|     | MIN         | NOM  | MAX  | MIN      | NOM   | MAX   |
| A   | 1.50        | 1.60 | 1.70 | 0.059    | 0.063 | 0.067 |
| B   | 0.75        | 0.85 | 0.95 | 0.030    | 0.034 | 0.040 |
| C   | 0.60        | 0.70 | 0.80 | 0.024    | 0.028 | 0.031 |
| D   | 0.23        | 0.28 | 0.33 | 0.009    | 0.011 | 0.013 |
| G   | 0.50BSC     |      |      | 0.020BSC |       |       |
| H   | 0.53RBF     |      |      | 0.021RBF |       |       |
| J   | 0.10        | 0.15 | 0.20 | 0.004    | 0.006 | 0.008 |
| K   | 0.30        | 0.40 | 0.50 | 0.012    | 0.016 | 0.020 |
| L   | 1.10RBF     |      |      | 0.043RBF |       |       |
| M   | -           | -    | 10°  | -        | -     | 10°   |
| N   | -           | -    | 10°  | -        | -     | 10°   |
| S   | 1.50        | 1.60 | 1.70 | 0.059    | 0.063 | 0.067 |



RECOMMENDED PATTERN OF SOLDER PADS