

N-Channel Enhancement Mode Power MOSFET

MTN1N65I3

BV_{DSS} : 650V
 $R_{DS(ON)}$: 9.5 Ω
 I_D : 1.0A

Description

The MTN1N65I3 is a N-channel enhancement-mode MOSFET, providing the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost effectiveness. The TO-251 package is universally preferred for all commercial-industrial applications


Features

- Simple Drive Requirement
- Low Gate Charge
- Fast Switching Characteristic
- RoHS compliant package


Applications

- Cell phone charger
- Standby power

Symbol



Outline



**Absolute Maximum Ratings** ($T_C=25^{\circ}\text{C}$)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	650	V
Gate-Source Voltage	V_{GS}	± 30	V
Continuous Drain Current	I_D	1.0	A
Continuous Drain Current @ $T_C=100^{\circ}\text{C}$	I_D	0.6	A
Pulsed Drain Current @ $V_{GS}=10\text{V}$ (Note 1)	I_{DM}	4.0	A
Single Pulse Avalanche Energy (Note 2)	E_{AS}	43	mJ
Avalanche Current (Note 1)	I_{AR}	1.0	A
Repetitive Avalanche Energy (Note 1)	E_{AR}	2.8	mJ
Peak Diode Recovery dv/dt (Note 3)	dv/dt	4.5	V/ns
Maximum Temperature for Soldering @ Lead at 0.125 in(0.318mm) from case for 10 seconds	T_L	300	$^{\circ}\text{C}$
Total Power Dissipation ($T_A=25^{\circ}\text{C}$)	P_D	1.14	W
Total Power Dissipation ($T_C=25^{\circ}\text{C}$)		28	W
Linear Derating Factor		0.2	W/ $^{\circ}\text{C}$
Operating Junction and Storage Temperature	T_j, T_{stg}	-55~+150	$^{\circ}\text{C}$

Note : 1.Repetitive rating; pulse width limited by maximum junction temperature.

2. $I_{AS}=1.0\text{A}$, $V_{DD}=50\text{V}$, $L=80\text{mH}$, $R_G=25\Omega$, starting $T_J=+25^{\circ}\text{C}$.

3. $I_{SD}\leq 1.0\text{A}$, $dI/dt\leq 100\text{A}/\mu\text{s}$, $V_{DD}\leq BV_{DSS}$, starting $T_J=+25^{\circ}\text{C}$.

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	4.46	$^{\circ}\text{C}/\text{W}$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	110	$^{\circ}\text{C}/\text{W}$



Characteristics (Tc=25°C, unless otherwise specified)

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV _{DSS}	650	-	-	V	V _{GS} =0, I _D =250μA, T _j =25°C
ΔBV _{DSS} /ΔT _j	-	0.5	-	V/°C	Reference to 25°C, I _D =250μA
V _{GS(th)}	2.0	-	4.0	V	V _{DS} = V _{GS} , I _D =250μA
*G _{FS}	-	1	-	S	V _{DS} =15V, I _D =0.5A
I _{GSS}	-	-	±100	nA	V _{GS} =±30
I _{DSS}	-	-	1	μA	V _{DS} =650V, V _{GS} =0
	-	-	10	μA	V _{DS} =520V, V _{GS} =0, T _C =125°C
*R _{DS(ON)}	-	-	9.5	Ω	V _{GS} =10V, I _D =0.5A
Dynamic					
*Q _g	-	4.5	6.7	nC	I _D =1A, V _{DD} =300V, V _{GS} =10V
*Q _{gs}	-	0.9	1.3		
*Q _{gd}	-	1.3	1.9		
*t _{d(ON)}	-	22.5	-	ns	V _{DD} =300V, I _D =1A, V _{GS} =10V, R _G =25 Ω, R _D =300 Ω
*t _r	-	27	-		
*t _{d(OFF)}	-	11.5	-		
*t _f	-	27	-		
C _{iss}	-	150	225	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz
C _{oss}	-	20	30		
C _{rss}	-	4.3	6.4		
Source-Drain Diode					
*V _{SD}	-	-	1.5	V	I _S =1.0A, V _{GS} =0V
*I _S	-	-	1.0	A	
*I _{SM}	-	-	4.0		
*t _{rr}	-	160	-	ns	V _{GS} =0, I _F =1A, dI/dt=100A/μs
*Q _{rr}	-	0.59	-	μC	

*Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%

Ordering Information

Device	Package	Shipping	Marking
MTN1N65I3	TO-251 (RoHS compliant)	80 pcs / tube, 50 tubes / box	1N65

Characteristic Curves

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-resistance Variation vs. Drain Current and Gate Charge




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



Characteristic Curves(Cont.)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Drain Current vs. Case Temperature







Figure 10. Maximum Safe Operating Area





Test Circuits and Waveforms



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching Test Circuit & Waveforms



Test Circuits and Waveforms(Cont.)


Peak Diode Recovery dv/dt Test Circuit & Waveforms



Recommended wave soldering condition

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds


Recommended temperature profile for IR reflow




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (T _{smax} to T _p)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(T _{s min})	100°C	150°C
-Temperature Max(T _{s max})	150°C	200°C
-Time(t _{s min} to t _{s max})	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(t _p)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

TO-251AB Dimension



Marking:



Product Name →
 Date Code →

CYS
1N65
□□□□

Style: Pin 1.Gate 2.Drain 3.Source

3-Lead TO-251 Plastic Package
 CYStek Package Code: I3


DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.2500	0.2618	6.35	6.65	I	0.0866	0.0945	2.20	2.40
B	0.2047	0.2126	5.20	5.40	J	0.2126	0.2244	5.40	5.70
C	0.5709	0.5866	14.50	14.90	K	0.2992	0.3071	7.60	7.80
D	0.0276	0.0354	0.70	0.90	L	0.0453	0.0492	1.15	1.25
E	0.0199	0.0276	0.50	0.70	M	0.0169	0.0228	0.43	0.58
F	0.0886	0.0925	2.25	2.35	N	0.1181	REF	3.00	REF
G	0.0886	0.0925	2.25	2.35	S	0.1969	REF	5.00	REF
H	0.0169	0.0228	0.43	0.58	T	0.1496	REF	3.80	REF

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

TO-251AA Dimension



Marking :

Device Name → **CYS 1N65**
 Date Code → □ □ □ □

3-Lead TO-251AA Plastic Package
 CYStek Package Code: I3

Style : Pin 1. Gate 2. Drain 3. Source

*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.2559	0.2638	6.50	6.70	J	0.2362	0.2441	6.00	6.20
B	0.2020	0.2126	5.13	5.46	K	0.1299	0.1457	3.30	3.70
C	0.4094	0.4331	10.40	11.00	L	0.0358	0.0437	0.91	1.11
E	0.0280	0.0319	0.71	0.81	M	0.0181	0.0220	0.46	0.56
F	0.0858	0.0941	2.18	2.39	S	0.1902	REF	4.83	REF
G	0.0858	0.0941	2.18	2.39	T	0.2106	REF	5.35	REF
H	0.0181	0.0220	0.46	0.56	U	0.0701	REF	1.78	REF
I	0.0902	0.0937	2.29	2.38	V	0.0299	REF	0.76	REF

Notes: 1.Controlling dimension: inch.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.