

**N -Channel Logic Level Enhancement Mode Power MOSFET**


# MTB55N10J3

|                 |                        |              |
|-----------------|------------------------|--------------|
| $BV_{DSS}$      |                        | 100V         |
| $I_D$           |                        | 18A          |
| $R_{DSON(TYP)}$ | $V_{GS}=10V, I_D=18A$  | 60m $\Omega$ |
|                 | $V_{GS}=4.5V, I_D=12A$ | 59m $\Omega$ |


**Features**

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating and halogen-free package

**Equivalent Circuit**




**Outline**



**Ordering Information**

| Device            | Package   | Shipping               |
|-------------------|---|------------------------|
| MTB55N10J3-0-T3-G | TO-252<br>(Pb-free lead plating and halogen-free package) | 2500 pcs / Tape & Reel |





**Absolute Maximum Ratings** (T<sub>c</sub>=25°C, unless otherwise noted)

| Parameter   | Symbol                            | Limits   | Unit |
|---|-----------------------------------|----------|------|
| Drain-Source Voltage  | V <sub>DS</sub>                   | 100      | V    |
| Gate-Source Voltage   | V <sub>GS</sub>                   | ±20      |      |
| Continuous Drain Current @ T <sub>c</sub> =25°C                       | I <sub>D</sub>                    | 18       | A    |
| Continuous Drain Current @ T <sub>c</sub> =100°C                      | I <sub>D</sub>                    | 11       |      |
| Pulsed Drain Current *1   | I <sub>DM</sub>                   | 40       |      |
| Avalanche Current   | I <sub>AS</sub>                   | 18       |      |
| Avalanche Energy @ L=0.1mH, I <sub>D</sub> =18A, R <sub>G</sub> =25 Ω | E <sub>AS</sub>                   | 16       | mJ   |
| Repetitive Avalanche Energy @ L=0.1mH (Note 2)                        | E <sub>AR</sub>                   | 4.6      |      |
| Total Power Dissipation @T <sub>c</sub> =25°C                         | P <sub>d</sub>                    | 50       | W    |
| Total Power Dissipation @T <sub>A</sub> =25°C                         |                                   | 1.14     |      |
| Operating Junction and Storage Temperature Range                      | T <sub>j</sub> , T <sub>stg</sub> | -55~+150 | °C   |

Note : \*1. Pulse width limited by maximum junction temperature  
 \*2. Duty cycle ≤ 1%

**Thermal Data**

| Parameter                                    | Symbol              | Value | Unit |
|--|---------------------|-------|------|
| Thermal Resistance, Junction-to-case, max    | R <sub>th,j-c</sub> | 2.5   | °C/W |
| Thermal Resistance, Junction-to-ambient, max | R <sub>th,j-a</sub> | 110   | °C/W |

**Characteristics (T<sub>c</sub>=25°C, unless otherwise specified)**


| Symbol                    | Min. | Typ. | Max. | Unit | Test Conditions  |
|---------------------------|------|------|------|------|--|
| <b>Static</b>             |      |      |      |      |  |
| BV <sub>DSS</sub>         | 100  | -    | -    | V    | V <sub>GS</sub> =0, I <sub>D</sub> =250μA  |
| V <sub>GS(th)</sub>       | 1    | 1.4  | 2.5  | V    | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA                               |
| I <sub>GSS</sub>          | -    | -    | ±100 | nA   | V <sub>GS</sub> =±20, V <sub>DS</sub> =0   |
| I <sub>DSS</sub>          | -    | -    | 1    | μA   | V <sub>DS</sub> =80V, V <sub>GS</sub> =0   |
|                           | -    | -    | 25   |      | V <sub>DS</sub> =80V, V <sub>GS</sub> =0, T <sub>J</sub> =125°C                        |
| R <sub>DS(ON)</sub> *1    | -    | 60   | 80   | mΩ   | V <sub>GS</sub> =10V, I <sub>D</sub> =18A  |
|                           | -    | 59   | 80   |      | V <sub>GS</sub> =4.5V, I <sub>D</sub> =12A   |
| G <sub>FS</sub> *1        | -    | 30   | -    | S    | V <sub>DS</sub> =5V, I <sub>D</sub> =18A   |
| <b>Dynamic</b>            |      |      |      |      |  |
| Q <sub>g</sub> *1, 2      | -    | 14   | -    | nC   | I <sub>D</sub> =12A, V <sub>DS</sub> =80V, V <sub>GS</sub> =10V                        |
| Q <sub>gs</sub> *1, 2     | -    | 1.7  | -    |      |  |
| Q <sub>gd</sub> *1, 2     | -    | 6.6  | -    |      |  |
| t <sub>d(ON)</sub> *1, 2  | -    | 7    | -    | ns   | V <sub>DS</sub> =50V, I <sub>D</sub> =12A, V <sub>GS</sub> =10V,<br>R <sub>G</sub> =6Ω |
| t <sub>r</sub> *1, 2      | -    | 5    | -    |      |  |
| t <sub>d(OFF)</sub> *1, 2 | -    | 27   | -    |      |  |
| t <sub>f</sub> *1, 2      | -    | 13   | -    |      |  |



|                           |   |      |     |    |  |
|---------------------------|---|------|-----|----|--|
| Ciss                      | - | 662  | -   | pF | V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz    |
| Coss                      | - | 71   | -   |    |  |
| Crss                      | - | 32   | -   |    |  |
| <b>Source-Drain Diode</b> |   |      |     |    |  |
| I <sub>S</sub> *1         | - | -    | 18  | A  |  |
| I <sub>SM</sub> *3        | - | -    | 40  |    |  |
| V <sub>SD</sub> *1        | - | 0.87 | 1.3 | V  | I <sub>F</sub> =I <sub>S</sub> , V <sub>GS</sub> =0V |
| t <sub>rr</sub>           | - | 50   | -   | ns | I <sub>F</sub> =18A, dI <sub>F</sub> /dt=100A/μs     |
| Q <sub>rr</sub>           | - | 80   | -   | nC |  |

Note : \*1.Pulse Test : Pulse Width ≤300μs, Duty Cycle≤2%  
 \*2.Independent of operating temperature  
 \*3.Pulse width limited by maximum junction temperature.

**Recommended soldering footprint**




Unit (  $\frac{\text{mm}}{\text{inch}}$  )




**Typical Characteristics**


Typical Output Characteristics




Brekdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature




**Typical Characteristics(Cont.)**


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Forward Transfer Admittance vs Drain Current




Gate Charge Characteristics



Maximum Safe Operating Area




Maximum Drain Current vs Case Temperature






**Typical Characteristics(Cont.)**


Typical Transfer Characteristics



Power Derating Curve




Transient Thermal Response Curves





**Recommended wave soldering condition**

| Product         | Peak Temperature | Soldering Time  |
|-----------------|------------------|-----------------|
| Pb-free devices | 260 +0/-5 °C     | 5 +1/-1 seconds |


**Recommended temperature profile for IR reflow**


| Profile feature                                | Sn-Pb eutectic Assembly | Pb-free Assembly |
|--|-------------------------|------------------|
| Average ramp-up rate (Tsmax to Tp)             | 3°C/second max.         | 3°C/second max.  |
| Preheat  |                         |                  |
| -Temperature Min(Ts min)                       | 100°C                   | 150°C            |
| -Temperature Max(Ts max)                       | 150°C                   | 200°C            |
| -Time(ts min to ts max)                        | 60-120 seconds          | 60-180 seconds   |
| Time maintained above:                         |                         |                  |
| -Temperature (TL)                              | 183°C                   | 217°C            |
| - Time (tL)                                    | 60-150 seconds          | 60-150 seconds   |
| Peak Temperature(TP)                           | 240 +0/-5 °C            | 260 +0/-5 °C     |
| Time within 5°C of actual peak temperature(tp) | 10-30 seconds           | 20-40 seconds    |
| Ramp down rate                                 | 6°C/second max.         | 6°C/second max.  |
| Time 25 °C to peak temperature                 | 6 minutes max.          | 8 minutes max.   |

Note : All temperatures refer to topside of the package, measured on the package body surface.



**TO-252 Dimension**



| DIM | Inches |       | Millimeters |       | DIM | Inches |       | Millimeters |        |
|-----|--------|-------|-------------|-------|-----|--------|-------|-------------|--------|
|     | Min.   | Max.  | Min.        | Max.  |     | Min.   | Max.  | Min.        | Max.   |
| A   | 0.087  | 0.094 | 2.200       | 2.400 | e   | 0.086  | 0.094 | 2.186       | 2.386  |
| A1  | 0.000  | 0.005 | 0.000       | 0.127 | e1  | 0.172  | 0.188 | 4.372       | 4.772  |
| B   | 0.039  | 0.048 | 0.990       | 1.210 | H   | 0.163  | REF   | 4.140       | REF    |
| b   | 0.026  | 0.034 | 0.660       | 0.860 | K   | 0.190  | REF   | 4.830       | REF    |
| b1  | 0.026  | 0.034 | 0.660       | 0.860 | L   | 0.386  | 0.409 | 9.800       | 10.400 |
| C   | 0.018  | 0.023 | 0.460       | 0.580 | L1  | 0.114  | REF   | 2.900       | REF    |
| C1  | 0.018  | 0.023 | 0.460       | 0.580 | L2  | 0.055  | 0.067 | 1.400       | 1.700  |
| D   | 0.256  | 0.264 | 6.500       | 6.700 | L3  | 0.024  | 0.039 | 0.600       | 1.000  |
| D1  | 0.201  | 0.215 | 5.100       | 5.460 | P   | 0.026  | REF   | 0.650       | REF    |
| E   | 0.236  | 0.244 | 6.000       | 6.200 | V   | 0.211  | REF   | 5.350       | REF    |

Notes: 1.Controlling dimension: millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material:**

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.