



P-Channel Logic Level Enhancement Mode Power MOSFET

MTEJ0P20L3

BV_{DSS}	-200V
I_D	-1.2A
$R_{DS(on)}@V_{GS}=-10V, I_D=-1A$	$0.95\ \Omega$ (typ)
$R_{DS(on)}@V_{GS}=-6V, I_D=-0.5A$	$1.0\ \Omega$ (typ)

Features

- Low Gate Charge
- Simple Drive Requirement
- Pb-free lead plating & halogen-free package

Equivalent Circuit

Outline

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Limits	Unit
Drain-Source Voltage	V_{DS}	-200	V
Gate-Source Voltage	V_{GS}	± 30	
Continuous Drain Current @ $V_{GS}=-10V, T_C=25^\circ\text{C}$	I_D	-1.6	A
Continuous Drain Current @ $V_{GS}=-10V, T_C=100^\circ\text{C}$		-1	
Continuous Drain Current @ $V_{GS}=-10V, T_A=25^\circ\text{C}$		-1.2	
Continuous Drain Current @ $V_{GS}=-10V, T_A=70^\circ\text{C}$		-0.96	
Pulsed Drain Current *1	I_{DM}	-6.4	
Avalanche Current	I_{AS}	-1.6	
Avalanche Energy @ $L=10\text{mH}, I_D=-1.6A, R_G=25\ \Omega$	E_{AS}	13	mJ
Repetitive Avalanche Energy @ $L=0.05\text{mH}$ *2	E_{AR}	2	
Total Power Dissipation @ $T_A=25^\circ\text{C}$	P_d	2.5	W
Total Power Dissipation @ $T_A=100^\circ\text{C}$		1	
Operating Junction and Storage Temperature Range	T_j, T_{stg}	-55~+150	$^\circ\text{C}$



Note : *1. Pulse width limited by maximum junction temperature
 *2. Duty cycle \leq 1%

Thermal Data

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-case, max	$R_{th,j-c}$	25	$^{\circ}C/W$
Thermal Resistance, Junction-to-ambient, max	$R_{th,j-a}$	50 (Note)	$^{\circ}C/W$

Note : Surface mounted on a 1 in² pad of 2 oz. copper, \leq 10s; 110 $^{\circ}C/W$ when mounted on minimum copper pad.

Characteristics (Tc=25 $^{\circ}C$, unless otherwise specified)


Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static					
BV_{DSS}	-200	-	-	V	$V_{GS}=0, I_D=-250\mu A$
$V_{GS(th)}$	-2	-3	-4		$V_{DS}=V_{GS}, I_D=-250\mu A$
I_{GSS}	-	-	± 100	nA	$V_{GS}=\pm 30, V_{DS}=0$
I_{DSS}	-	-	-1	μA	$V_{DS}=-160V, V_{GS}=0$
	-	-	-25		$V_{DS}=-160V, V_{GS}=0, T_J=125^{\circ}C$
$R_{DS(ON)} *1$	-	0.95	1.3	Ω	$V_{GS}=-10V, I_D=-1A$
	-	1	1.3		$V_{GS}=-6V, I_D=-0.5A$
$G_{FS} *1$	-	2	-	S	$V_{DS}=-5V, I_D=-0.5A$
Dynamic					
$Q_g *1, 2$	-	14	-	nC	$I_D=-1A, V_{DS}=-160V, V_{GS}=-10V$
$Q_{gs} *1, 2$	-	4	-		
$Q_{gd} *1, 2$	-	4.8	-		
$t_{d(ON)} *1, 2$	-	8	-	ns	$V_{DS}=-100V, I_D=-1A, V_{GS}=-10V, R_G=6\Omega$
$t_r *1, 2$	-	4	-		
$t_{d(OFF)} *1, 2$	-	22	-		
$t_f *1, 2$	-	6	-	pF	$V_{GS}=0V, V_{DS}=-25V, f=1MHz$
C_{iss}	-	812	-		
C_{oss}	-	37	-		
C_{rSS}	-	18	-		
Source-Drain Diode					
$I_S *1$	-	-	-1.6	A	
$I_{SM} *3$	-	-	-6.4		
$V_{SD} *1$	-	-0.8	-1.2	V	$I_S=-1A, V_{GS}=0V$
t_{rr}	-	80	-	ns	$I_F=-1A, dI_F/dt=100A/\mu s$
Q_{rr}	-	100	-	nC	

Note : *1.Pulse Test : Pulse Width \leq 300 μs , Duty Cycle \leq 2%
 *2.Independent of operating temperature
 *3.Pulse width limited by maximum junction temperature.




Typical Characteristics


Typical Output Characteristics




Breakdown Voltage vs Ambient Temperature




Static Drain-Source On-State resistance vs Drain Current




Reverse Drain Current vs Source-Drain Voltage



Static Drain-Source On-State Resistance vs Gate-Source Voltage




Drain-Source On-State Resistance vs Junction Temperature






Typical Characteristics(Cont.)


Capacitance vs Drain-to-Source Voltage




Threshold Voltage vs Junction Temperature




Maximum Safe Operating Area




Gate Charge Characteristics



Maximum Drain Current vs Junction Temperature




Typical Transfer Characteristics






Typical Characteristics(Cont.)


Forward Transfer Admittance vs Drain Current



Single Pulse Maximum Power Dissipation




Transient Thermal Response Curves




Ordering Information

Device	Package	Shipping
MTEJ0P20L3-0-T3-G	SOT-223 (Pb-free lead plating and halogen-free package)	2500 pcs / Tape & Reel

Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow


Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (Tl)	183°C	217°C
- Time (tl)	60-150 seconds	60-150 seconds
Peak Temperature(TP)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.

SOT-223 Dimension



*: Typical

DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.1142	0.1220	2.90	3.10	G	0.0551	0.0709	1.40	1.80
B	0.2638	0.2874	6.70	7.30	H	0.0098	0.0138	0.25	0.35
C	0.1299	0.1457	3.30	3.70	I	0.0008	0.0039	0.02	0.10
D	0.0236	0.0315	0.60	0.80	a1	*13°	-	*13°	-
E	*0.0906	-	*2.30	-	a2	0°	10°	0°	10°
F	0.2480	0.2638	6.30	6.70					

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead: Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.