



Low Vcesat PNP Epitaxial Planar Transistor

BTA1952J3

BV_{CEO}	-80V
I_C	-5A
R_{CESAT}	150m Ω

Features

- Low $V_{CE(sat)}$, $V_{CE(sat)} = -0.3$ V (typical), at $I_C / I_B = -2A / -0.2A$
- Excellent DC current gain characteristics
- Wide SOA
- Complementary to BTC5103J3
- RoHS compliant package

Symbol

Outline

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Limits	Unit
Collector-Base Voltage	V_{CBO}	-100	V
Collector-Emitter Voltage	V_{CEO}	-80	V
Emitter-Base Voltage	V_{EBO}	-5	V
Collector Current	$I_C(\text{DC})$	-5	A
	$I_C(\text{Pulse})$	-10 *1	
Power Dissipation	$P_d(T_a = 25^\circ\text{C})$	1	W
	$P_d(T_c = 25^\circ\text{C})$	10	
Junction Temperature	T_j	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55~+150	$^\circ\text{C}$

 Note : *1. Single Pulse $P_w = 10\text{ms}$

**Characteristics (Ta=25°C)**

Symbol	Min.	Typ.	Max.	Unit	Test Conditions
BV _{CBO}	-100	-	-	V	I _C =-50μA, I _E =0
BV _{CEO}	-80	-	-	V	I _C =-1mA, I _B =0
BV _{EBO}	-5	-	-	V	I _E =-50μA, I _C =0
I _{CBO}	-	-	-10	μA	V _{CB} =-100V, I _E =0
I _{EBO}	-	-	-10	μA	V _{EB} =-5V, I _C =0
*V _{CE(sat)}	-	-0.3	-1.0	V	I _C =-2A, I _B =-0.2A
*V _{BE(sat)}	-	-	-1.5	V	I _C =-2A, I _B =-0.2A
*h _{FE 1}	100	-	-	-	V _{CE} =-3V, I _C =-0.5A
*h _{FE 2}	120	-	390	-	V _{CE} =-2V, I _C =-1A
f _T	-	120	-	MHz	V _{CE} =-5V, I _C =-500mA, f=30MHz

*Pulse Test : Pulse Width ≤380μs, Duty Cycle≤2%

Classification of hFE 2

Rank	Q	R
Range	120~270	180~390


Ordering Information

Device	HFE rank	Package	Shipping
BTA1952J3-Q-T3-G	Q	TO-252 (Pb-free lead plating and halogen-free package)	2500 pcs / tape & reel
BTA1952J3-R-T3-G	R		




Characteristic Curves


Current Gain vs Collector Current




Saturation Voltage vs Collector Current




On Voltage vs Collector Current




Power Derating Curve




Power Derating Curve



Reel Dimension




Carrier Tape Dimension



Recommended wave soldering condition


Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

Recommended temperature profile for IR reflow



Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min(Ts min)	100°C	150°C
-Temperature Max(Ts max)	150°C	200°C
-Time(ts min to ts max)	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature (T _L)	183°C	217°C
- Time (t _L)	60-150 seconds	60-150 seconds
Peak Temperature(T _P)	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature(tp)	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

TO-252 Dimension



DIM	Inches		Millimeters		DIM	Inches		Millimeters	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	0.087	0.094	2.200	2.400	e	0.086	0.094	2.186	2.386
A1	0.000	0.005	0.000	0.127	e1	0.172	0.188	4.372	4.772
B	0.039	0.048	0.990	1.210	H	0.163	REF	4.140	REF
b	0.026	0.034	0.660	0.860	K	0.190	REF	4.830	REF
b1	0.026	0.034	0.660	0.860	L	0.386	0.409	9.800	10.400
C	0.018	0.023	0.460	0.580	L1	0.114	REF	2.900	REF
C1	0.018	0.023	0.460	0.580	L2	0.055	0.067	1.400	1.700
D	0.256	0.264	6.500	6.700	L3	0.024	0.039	0.600	1.000
D1	0.201	0.215	5.100	5.460	P	0.026	REF	0.650	REF
E	0.236	0.244	6.000	6.200	V	0.211	REF	5.350	REF

Notes: 1.Controlling dimension: millimeters.
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

Material:

- Lead : Pure tin plated.
- Mold Compound: Epoxy resin family, flammability solid burning class: UL94V-0.

Important Notice:

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.