


RoHS Compliant Product  
A suffix of "-C" specifies halogen free

## DESCRIPTION


The SSD80N03 is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent R<sub>DS(ON)</sub> and gate charge for most of the synchronous buck converter applications.

**TO-252(D-Pack)**



## FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available




## MARKING



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			

## PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch



## ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V <sub>DS</sub>	30	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current <sup>1</sup>	I <sub>D</sub>	80	A
V <sub>GS</sub> =10V, T <sub>C</sub> =25°C		57	A
Pulsed Drain Current <sup>2</sup>	I <sub>DM</sub>	160	A
Total Power Dissipation <sup>4</sup>	P <sub>D</sub>	59	W
Linear Derating Factor		0.5	W / °C
Single Pulse Avalanche Energy <sup>3</sup>	E <sub>AS</sub>	252	mJ
Single Pulse Avalanche Current	I <sub>AS</sub>	48	A
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient <sup>1</sup>	R <sub>θJA</sub>	62	°C / W
Maximum Thermal Resistance Junction-Case <sup>1</sup>	R <sub>θJC</sub>	2.1	°C / W

**ELECTRICAL CHARACTERISTICS** ( $T_J=25^\circ\text{C}$  unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
<b>Static</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	30	-	-	V	$\text{V}_{\text{GS}}=0$ , $\text{I}_D=250\mu\text{A}$
Gate-Threshold Voltage	$\text{V}_{\text{GS(th)}}$	1.0	-	2.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$ , $\text{I}_D=250\mu\text{A}$
Forward Transconductance	$\text{g}_{\text{fs}}$	-	43	-	S	$\text{V}_{\text{DS}}=5\text{V}$ , $\text{I}_D=30\text{A}$
Gate-Source Leakage Current	$\text{I}_{\text{GSS}}$	-	-	$\pm 100$	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current $T_J = 25^\circ\text{C}$	$\text{I}_{\text{DSS}}$	-	-	1	$\mu\text{A}$	$\text{V}_{\text{DS}}=24\text{V}$ , $\text{V}_{\text{GS}}=0$
		-	-	5		$\text{V}_{\text{DS}}=24\text{V}$ , $\text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance <sup>2</sup>	$\text{R}_{\text{DS(ON)}}$	-	-	5.5	$\text{m}\Omega$	$\text{V}_{\text{GS}}=10\text{V}$ , $\text{I}_D=30\text{A}$
		-	-	8		$\text{V}_{\text{GS}}=4.5\text{V}$ , $\text{I}_D=15\text{A}$
Total Gate Charge	$\text{Q}_g$	-	20	-	nC	$\text{I}_D=15\text{A}$ $\text{V}_{\text{DS}}=15\text{V}$ $\text{V}_{\text{GS}}=4.5\text{V}$
Gate-Source Charge	$\text{Q}_{\text{gs}}$	-	7.6	-		
Gate-Drain ("Miller") Charge	$\text{Q}_{\text{gd}}$	-	7.2	-		
Turn-on Delay Time	$\text{T}_{\text{d(on)}}$	-	7.8	-	nS	$\text{V}_{\text{DD}}=15\text{V}$ $\text{I}_D=15\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_G=3.3\Omega$
Rise Time	$\text{T}_r$	-	15	-		
Turn-off Delay Time	$\text{T}_{\text{d(off)}}$	-	37.3	-		
Fall Time	$\text{T}_f$	-	10.6	-		
Input Capacitance	$\text{C}_{\text{iss}}$	-	2295	-	pF	$\text{V}_{\text{GS}}=0$ $\text{V}_{\text{DS}}=15\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	$\text{C}_{\text{oss}}$	-	267	-		
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$	-	210	-		
<b>Guaranteed Avalanche Characteristics</b>						
Single Pulse Avalanche Energy <sup>5</sup>	EAS	63	-	-	mJ	$\text{V}_{\text{DD}}=25\text{V}$ , $\text{L}=0.1\text{mH}$ , $\text{I}_{\text{AS}}=24\text{A}$
<b>Source-Drain Diode</b>						
Diode Forward Voltage <sup>2</sup>	$\text{V}_{\text{SD}}$	-	-	1	V	$\text{I}_S=1\text{A}$ , $\text{V}_{\text{GS}}=0$
Continuous Source Current <sup>1,6</sup>	$\text{I}_S$	-	-	80	A	$\text{V}_D=\text{V}_G=0$ , Force Current
Pulsed Source Current <sup>2,6</sup>	$\text{I}_{\text{SM}}$	-	-	160	A	
Reverse Recovery Time	$\text{T}_{\text{RR}}$	-	14	-	nS	$\text{I}_F=30\text{A}$ , $d\text{I}/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	$\text{Q}_{\text{RR}}$	-	5	-	nC	$\text{T}_J=25^\circ\text{C}$

Notes:

1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
2. The data tested by pulsed, pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$
3. The EAS data shows Max. rating. The test condition is  $\text{V}_{\text{DD}}=25\text{V}$ ,  $\text{V}_{\text{GS}}=10\text{V}$ ,  $\text{L}=0.1\text{mH}$ ,  $\text{I}_{\text{AS}}=48\text{A}$
4. The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as  $\text{I}_D$  and  $\text{I}_{\text{DM}}$ , in real applications, should be limited by total power dissipation.

## CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{gs(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{ds(on)}$  vs.  $T_J$

## CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform