DATA SHEET

NEC

MOS FIELD EFFECT TRANSISTORS
2SK2365/2SK2366

SWITCHING
N-CHANNEL POWER MOS FET
INDUSTRIAL USE

DESCRIPTION

The 2SK2365, 2SK2365-Z/2SK2366, 2SK2366-Z is N-Channel MOS Field Effect Transistor designed for high voltage switching applications.

FEATURES

- Low On-Resistance
  - 2SK2365: $R_{DS(on)}$ = 0.5 Ω (V_{GS} = 10 V, I_D = 5.0 A)
  - 2SK2366: $R_{DS(on)}$ = 0.6 Ω (V_{GS} = 10 V, I_D = 5.0 A)
- Low C_{iss} C_{iss} = 1 600 pF TYP.
- High Avalanche Capability Ratings
- Isolate TO-220 Package

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

Drain to Source Voltage (2SK2365/2SK2366)	V_{DSS}	450/500	V
Gate to Source Voltage	V_{GSS}	±30	V
Drain Current (DC)	$I_{D(DC)}$	±10	A
Drain Current (pulse)*	$I_{D(pulse)}$	±40	A
Total Power Dissipation (T_c = 25 °C)	P_{T1}	75	W
Total Power Dissipation (T_A = 25 °C)	P_{T2}	1.5	W
Channel Temperature	T_{ch}	150	°C
Storage Temperature	T_{stg}	–55 to +150	°C
Single Avalanche Current**	I_{AS}	10	A
Single Avalanche Energy**	E_{AS}	143	mJ

* PW ≤ 10 μs, Duty Cycle ≤ 1 %

** Starting T_{ch} = 25 °C, R_G = 25 Ω, V_{GS} = 20 V → 0

PACKAGE DIMENSIONS

(in millimeters)



1. Gate
2. Drain
3. Source
4. Fin (Drain)

JEDEC: TO-220AB

MP-25 (TO-220)



1. Gate
2. Drain
3. Source
4. Fin (Drain)

MP-25Z (SURFACE MOUNT TYPE)



Document No. TC-2503
(O. D. No. TC-8062)
Date Published February 1995 P
Printed in Japan

ELECTRICAL CHARACTERISTICS (T_A = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS	
Drain to Source On-State Resistance	$R_{DS(on)}$		0.4	0.5	Ω	V_{GS} = 10 V	2SK2365
			0.5	0.6		I_D = 5.0 A	2SK2366
Gate to Source Cutoff Voltage	$V_{GS(off)}$	2.5		3.5	V	V_{DS} = 10 V, I_D = 1 mA	
Forward Transfer Admittance	$\|y_{fs}\|$	4.0			S	V_{DS} = 10 V, I_D = 5.0 A	
Drain Leakage Current	I_{DSS}			100	μA	V_{DS} = V_{DSS}, V_{GS} = 0	
Gate to Source Leakage Current	I_{GSS}			±100	nA	V_{GS} = ±30 V, V_{DS} = 0	
Input Capacitance	C_{iss}		1 600		pF	V_{DS} = 10 V	
Output Capacitance	C_{oss}		310		pF	V_{GS} = 0	
Reverse Transfer Capacitance	C_{rss}		30		pF	f = 1 MHz	
Turn-On Delay Time	$t_{d(on)}$		30		ns	I_D = 5.0 A	
Rise Time	t_r		20		ns	V_{GS} = 10 V	
Turn-Off Delay Time	$t_{d(off)}$		80		ns	V_{DD} = 150 V	
Fall Time	t_f		20		ns	R_G = 10 Ω R_L = 30 Ω	
Total Gate Charge	Q_G		42		nC	I_D = 10 A	
Gate to Source Charge	Q_{GS}		10		nC	V_{DD} = 400 V	
Gate to Drain Charge	Q_{GD}		20		nC	V_{GS} = 10 V	
Body Diode Forward Voltage	$V_{F(S-D)}$		1.0		V	I_F = 10 A, V_{GS} = 0	
Reverse Recovery Time	t_{rr}		350		ns	I_F = 10 A, V_{GS} = 0	
Reverse Recovery Charge	Q_{rr}		1.5		μC	di/dt = 50 A/μs	

Test Circuit 1 Avalanche Capability



Test Circuit 2 Switching Time



t = 1us
Duty Cycle ≤ 1 %

Test Circuit 3 Gate Charge



The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

TYPICAL CHARACTERISTICS (T_A = 25 °C)

DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA



TOTAL POWER DISSIPATION vs. CASE TEMPERATURE



FORWARD BIAS SAFE OPERATING AREA



DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE



DRAIN CURRENT vs. GATE TO SOURCE VOLTAGE



TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



PW - Pulse Width - s

FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT



DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT



GATE TO SOURCE CUTOFF VOLTAGE vs. CHANNEL TEMPERATURE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE



SOURCE TO DRAIN DIODE FORWARD VOLTAGE



0

CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE



SWITCHING CHARACTERISTICS



REVERSE RECOVERY TIME vs. DRAIN CURRENT



DYNAMIC INPUT/OUTPUT CHARACTERISTICS



SINGLE AVALANCHE ENERGY vs.
STARTING CHANNEL TEMPERATURE



SINGLE AVALANCHE CURRENT vs.
INDUCTIVE LOAD



REFERENCE

Document Name	Document No.
NEC semiconductor device reliability/quality control system.	TEI-1202
Quality grade on NEC semiconductor devices.	IEI-1209
Semiconductor device mounting technology manual.	IEI-1207
Semiconductor device package manual.	IEI-1213
Guide to quality assurance for semiconductor devices.	MEI-1202
Semiconductor selection guide.	MF-1134
Power MOS FET features and application switching power supply.	TEA-1034
Application circuits using Power MOS FET.	TEA-1035
Safe operating area of Power MOS FET.	TEA-1037

The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device is actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

[MEMO]

M4 94.11