

Description


The 68P40 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge .This device is well suited for high current load applications.

General Features


- $V_{DS} = -40V, I_D = -70A$
- $R_{DS(ON)} < 10m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application


- Power switch
- Load switch in high current applications
- DC/DC converters



Schematic diagram



Marking and pin assignment



TO-252-2L top view

Absolute Maximum Ratings ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-70	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D (100^\circ C)$	-35	A
Pulsed Drain Current	I_{DM}	-115	A
Maximum Power Dissipation	P_D	65	W
Derating factor		0.52	W/ $^\circ C$
Single pulse avalanche energy <small>(Note 5)</small>	E_{AS}	1020	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ C$

Thermal Characteristic




Thermal Resistance, Junction-to-Case(Note 2)	$R_{\theta JC}$	1.92	°C/W
--	-----------------	------	------

Electrical Characteristics ($T_c=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-40	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-40V, V_{GS}=0V$	-	-	-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.2	-1.9	-2.5	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-20A$	-	7.5	10	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS}=-10V, I_D=-20A$	-	50	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{DS}=-20V, V_{GS}=0V, F=1.0MHz$	-	6460	-	PF
Output Capacitance	C_{oss}		-	684	-	PF
Reverse Transfer Capacitance	C_{rss}		-	600	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-20V, R_L=2\Omega, V_{GS}=-10V, R_G=1\Omega$	-	15	-	nS
Turn-on Rise Time	t_r		-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	70	-	nS
Turn-Off Fall Time	t_f		-	18	-	nS
Total Gate Charge	Q_g	$V_{DS}=-20, I_D=-20A, V_{GS}=-10V$	-	106	-	nC
Gate-Source Charge	Q_{gs}		-	22	-	nC
Gate-Drain Charge	Q_{gd}		-	27	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{GS}=0V, I_S=-10A$	-		-1.2	V
Diode Forward Current (Note 2)	I_S		-	-	-70	A
Reverse Recovery Time	t_{rr}	$T_J = 25^\circ C, IF = -10A$ $di/dt = -100A/\mu s$ (Note 3)	-	53	-	nS
Reverse Recovery Charge	Q_{rr}		-	50	-	nC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: $T_J=25^\circ C, V_{DD}=-20V, V_G=-10V, L=1mH, R_g=25\Omega, I_{AS}=45A$

Test Circuit**1) E_{AS} Test Circuit****2) Gate Charge Test Circuit****3) Switch Time Test Circuit**

Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 R_{DSON} -Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 R_{DSON} - Drain Current









Figure 6 Source-Drain Diode Forward

**Figure 7 Capacitance vs Vds****Figure 9 BV_{DSS} vs Junction Temperature****Figure 8 Safe Operation Area****Figure 10 I_D Current Derating vs Junction Temperature****Figure 11 Normalized Maximum Transient Thermal Impedance**