



## 800V N-Channel MOSFET

### GENERAL DESCRIPTION

This Power MOSFET is produced using advanced planar stripe DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

$V_{DSS}$	$R_{DS(ON)}$	$I_D$
800V	2Ω	7A



### Features

- 7A, 800V,  $R_{DS(on)} = 2\Omega$  @  $V_{GS} = 10$  V
- Low gate charge ( typical 30nC)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

### Ordering Information

PART NUMBER	PACKAGE	BRAND
7N80	TO-220/220F	GFD

**Absolute Maximum Ratings**

TC = 25°C unless otherwise noted

Symbol	Parameter	7N80	7N80F	Units
V <sub>DSS</sub>	Drain-Source Voltage	800		V
I <sub>D</sub>	Drain Current - Continuous (TC = 25°C) - Continuous (TC = 100°C)	7.0	7.0	A
		4.2	4.2	A
I <sub>DM</sub>	Drain Current- Pulsed (Note 1)	28	28	A
V <sub>GSS</sub>	Gate-Source Voltage	± 30		V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2)	653		mJ
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)	16.7		mJ
dV/dt	Peak Diode Recovery dV/dt (Note 3)	4.5		V/ns
P <sub>D</sub>	Power Dissipation (TC = 25°C)	167	56	W
	Derate above 25°C	1.33	0.44	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150		°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		°C

**Thermal Characteristics**

Symbol	Parameter	7N80	7N80F	Units
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	0.75	2.25	°C/W
R <sub>θCS</sub>	Thermal Resistance, Case-to-Sink Typ.	0.5	--	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

**Electrical Characteristics**

TC = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units

**Off Characteristics**

BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA	800	--	--	V
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250 μA, Referenced to 25°C	--	1	--	V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V	--	--	10	μA
		V <sub>DS</sub> = 640 V, T <sub>c</sub> = 125°C	--	--	100	μA
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	--	--	100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V	--	--	-100	nA

**On Characteristics**

V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	3.0	--	5.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 3.5 A	--	1.6	2.0	Ω

**Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0 V, f = 1.0 MHz	--	1300	--	pF
C <sub>oss</sub>	Output Capacitance		--	120	--	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		--	10	--	pF

## Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 400 \text{ V}, I_D = 7.0 \text{ A}, R_G = 25 \Omega$ (Note 4, 5)	--	40	--	ns
$t_r$	Turn-On Rise Time		--	100	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	50	--	ns
$t_f$	Turn-Off Fall Time		--	60	--	ns
$Q_g$	Total Gate Charge	$V_{DS} = 640 \text{ V}, I_D = 7.0 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5)	--	30	--	nC
$Q_{gs}$	Gate-Source Charge		--	8.0	--	nC
$Q_{gd}$	Gate-Drain Charge		--	11.0	--	nC


## Drain-Source Diode Characteristics and Maximum Ratings

$I_s$	Maximum Continuous Drain-Source Diode Forward Current	--	--	7.0	A
$I_{SM}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	28	A
$V_{SD}$	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_s = 7.0 \text{ A}$	--	--	1.5 V
$t_{rr}$	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_s = 7.0 \text{ A}, dI_F / dt = 100 \text{ A}/\mu\text{s}$ (Note 4)	--	650	-- ns
$Q_{rr}$	Reverse Recovery Charge		--	7.0	-- $\mu\text{C}$


### Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 25 mH, IAS = 7.0 A, VDD = 50V, RG = 25 Ω, Starting TJ = 25°C
3. ISD ≤ 7.0 A, di/dt ≤ 200A/μs, VDD ≤ BVDS, Starting TJ = 25°C
4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**


## Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation  
vs Temperature**




**Figure 8. On-Resistance Variation  
vs Temperature**



**Figure 9-1. Maximum Safe Operating Area  
for TSP7N80M**



**Figure 9-2. Maximum Safe Operating Area  
for TSF7N80M**



**Figure 10. Maximum Drain Current  
vs Case Temperature**

## Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve  
for TSP7N80M






Figure 11-2. Transient Thermal Response Curve  
for TSF7N80M


Gate Charge Test Circuit &amp; Waveform



Resistive Switching Test Circuit &amp; Waveforms



Unclamped Inductive Switching Test Circuit &amp; Waveforms



## Peak Diode Recovery dv/dt Test Circuit &amp; Waveforms

