


N-Channel MOSFETS

DESCRIPTION


The OGFD 1402TR uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

V_{DSS}	$R_{DS(ON)}$	I_D
40V	< 3.2m Ω	210A



Features:

- High density cell design for ultra low R_{dson} .
- Fully characterized avalanche voltage and current.
- Good stability and uniformity with high E_{AS} .
- Excellent package for good heat dissipation.
- Special process technology for high ESD capability.



Schematic diagram

Applications

- Power switching applications.
- Inverter systems
- Hard switched and high frequency circuits.
- Uninterruptible power supply systems.

Ordering Information

PART NUMBER	PACKAGE	BRAND
1402TR	TO-220	OGFD

Absolute Maximum Ratings (TC=25°C, unless otherwise noted)

Symbol	Parameter	1402TR	Units
V _{DSS}	Drain-to-Source Voltage	40	V
I _D	Continuous Drain Current	210	A
I _{DM}	Pulsed Drain Current@VG=10V	840	
P _D	Power Dissipation	310	W
	Derating Factor above 25°C	2.07	W/°C
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy (L=1mH, I _{AS} =40A)C	1800	mJ
dv/dt	Peak Diode Recovery dv/dt	5.0	V/ns
T _J and T _{STG}	Operating Junction and Storage Temperature Range	-55 to 175	°C

Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
R _{θJC}	Junction-to-Case	--	--	0.48	°C/W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +175°C.
R _{θJA}	Junction-to-Ambient	--	--	--		1 cubic foot chamber, free air.

OFF Characteristics T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
B _V D _{SS}	Drain-to-Source Breakdown Voltage	40	--	--	V	V _{GS} =0, I _D =250uA
I _{GSS}	Gate-to-Source Forward Leakage	--	--	±100	nA	V _{DS} =0V, V _{GS} =±20V
I _{DSS}	Zero Gate Voltage Drain Current	--	--	1	uA	V _{DS} =40V, V _{GS} =0V

ON Characteristics T_J=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max	Units	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance	--	--	3.2	mΩ	V _{GS} =10V, I _D =40A
V _{GS(TH)}	Gate Threshold Voltage, Figure 12.	2.0	2.7	4.0	V	V _{DS} =10V, I _D =250uA
G _{fs}	Forward Transconductance	160	---	--	S	V _{DS} =24V, I _D =40A

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance	--	11000	--	pF	V _{DS} =25V, V _{GS} =0V, f=1.0MHZ
C _{oss}	Output Capacitance	--	1300	--		
C _{rss}	Reverse Transfer Capacitance	--	1000	--		
Q _g	Total Gate Charge	--	250	--	nC	V _{DS} =30V, V _{GS} =10V, I _D =30A
Q _{gs}	Gate-to-Source Charge	--	48	--		
Q _{gd}	Gate-to-Drain ("Miller") Charge	--	98	--		

Resistive Switching Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
T _{d(ON)}	Turn-on Delay Time		40		ns	V _{DD} =30V, R _L =15Ω V _{GS} =10V, R _G =2.5Ω I _D =2A
T _{rise}	Rise Time		38			
T _{d(OFF)}	Turn-Off Delay Time		140			
T _{fall}	Fall Time		60			

Drain-Source Diode Characteristics


Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =20A	--	0.85	1.2	V
Diode Forward Current	I _S	--	--	--	210	A
Reverse Recovery Time	t _{rr}	T _J =25°C, I _F =60A Di/dt = 100 A/μs	--	48	--	nS
Reverse Recovery Charge	Q _{rr}		--	78	--	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production.
5. EAS condition: T_j=25°C, V_{DD}=20V, V_G=10V, L=1mH, R_G=25Ω

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:




3) Switch Time Test Circuit:




Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:






Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 $V_{GS(th)}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance