TMOS E-FET ™
Power Field Effect Transistor
N–Channel Enhancement–Mode Silicon Gate

MTP6N60E

ON Semiconductor Preferred Device

TMOS POWER FET
6.0 AMPERES
600 VOLTS
$R_{DS(on)}$ = 1.2 OHMS

This high voltage MOSFET uses an advanced termination scheme to provide enhanced voltage–blocking capability without degrading performance over time. In addition, this advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for high voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Robust High Voltage Termination
- Avalanche Energy Specified
- Source–to–Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- I_{DSS} and $V_{DS(on)}$ Specified at Elevated Temperature





CASE 221A–09, Style 5
TO–220AB

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain–to–Source Voltage	V_{DSS}	600	Vdc
Drain–to–Gate Voltage (R_{GS} = 1.0 MΩ)	V_{DGR}	600	Vdc
Gate–to–Source Voltage — Continuous — Non–Repetitive ($t_p \leq$ 10 ms)	V_{GS} V_{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Continuous @ 100°C — Single Pulse ($t_p \leq$ 10 µs)	I_D I_D I_{DM}	6.0 4.6 18	Adc Apk
Total Power Dissipation Derate above 25°C	P_D	125 1.0	Watts W/°C
Operating and Storage Temperature Range	T_J, T_{stg}	–55 to 150	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T_J = 25°C (V_{DD} = 100 Vdc, V_{GS} = 10 Vdc, I_L = 9.0 Apk, L = 10 mH, R_G = 25 Ω)	E_{AS}	 405	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	$R_{\theta JC}$ $R_{\theta JA}$	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds	T_L	260	°C

Preferred devices are ON Semiconductor recommended choices for future use and best overall value.

© Semiconductor Components Industries, LLC, 2001

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Characteristic	Conditions	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain–to–Source Breakdown Voltage (V_{GS} = 0 Vdc, I_D = 0.25 μAdc)		$V_{(BR)DSS}$	600	—	—	Vdc
Temperature Coefficient (Positive)			—	689	—	mV/°C
Zero Gate Voltage Drain Current (V_{DS} = 600 Vdc, V_{GS} = 0 Vdc)		I_{DSS}	—	—	1.0	μAdc
(V_{DS} = 600 Vdc, V_{GS} = 0 Vdc, T_J = 125°C)			—	—	50	
Gate–Body Leakage Current (V_{GS} = ±20 Vdc, V_{DS} = 0 Vdc)		I_{GSS}	—	—	100	nAdc
ON CHARACTERISTICS (1)						
Gate Threshold Voltage (V_{DS} = V_{GS}, I_D = 250 μAdc)		$V_{GS(th)}$	2.0	3.0	4.0	Vdc
Temperature Coefficient (Negative)			—	7.1	—	mV/°C
Static Drain–to–Source On–Resistance (V_{GS} = 10 Vdc, I_D = 3.0 Adc)		$R_{DS(on)}$	—	0.94	1.2	Ohms
Drain–to–Source On–Voltage (V_{GS} = 10 Vdc, I_D = 6.0 Adc)		$V_{DS(on)}$	—	6.0	8.6	Vdc
(V_{GS} = 10 Vdc, I_D = 3.0 Adc, T_J = 125°C)			—	—	7.6	
Forward Transconductance (V_{DS} = 15 Vdc, I_D = 3.0 Adc)		g_{FS}	2.0	5.5	—	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance	(V_{DS} = 25 Vdc, V_{GS} = 0 Vdc, f = 1.0 MHz)	C_{iss}	—	1498	2100	pF
Output Capacitance		C_{oss}	—	158	220	
Reverse Transfer Capacitance		C_{rss}	—	29	60	
SWITCHING CHARACTERISTICS (2)						
Turn–On Delay Time	(V_{DS} = 300 Vdc, I_D = 6.0 Adc, V_{GS} = 10 Vdc, R_G = 9.1 Ω)	$t_{d(on)}$	—	14	30	ns
Rise Time		t_r	—	19	40	
Turn–Off Delay Time		$t_{d(off)}$	—	40	80	
Fall Time		t_f	—	26	55	
Gate Charge	(V_{DS} = 300 Vdc, I_D = 6.0 Adc, V_{GS} = 10 Vdc)	Q_T	—	35.5	50	nC
		Q_1	—	8.1	—	
		Q_2	—	14.1	—	
		Q_3	—	15.8	—	
SOURCE–DRAIN DIODE CHARACTERISTICS						
Forward On–Voltage (1)	(I_S = 6.0 Adc, V_{GS} = 0 Vdc)	V_{SD}	—	0.83	1.2	Vdc
	(I_S = 6.0 Adc, V_{GS} = 0 Vdc, T_J = 125°C)		—	0.72	—	
Reverse Recovery Time	(I_S = 6.0 Adc, V_{GS} = 0 Vdc, dI_S/dt = 100 A/μs)	t_{rr}	—	266	—	ns
		t_a	—	166	—	
		t_b	—	100	—	
Reverse Recovery Stored Charge		Q_{RR}	—	2.5	—	μC
INTERNAL PACKAGE INDUCTANCE						
Internal Drain Inductance (Measured from contact screw on tab to center of die)		L_D	—	3.5	—	nH
(Measured from the drain lead 0.25″ from package to center of die)			—	4.5	—	
Internal Source Inductance (Measured from the source lead 0.25″ from package to source bond pad)		L_S	—	7.5	—	nH

(1) Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
(2) Switching characteristics are independent of operating junction temperature.